slmnemo
|
39ae26a897
|
Added documentation for known Verilator hierarchy bug
|
2024-04-15 15:58:09 -07:00 |
|
slmnemo
|
4b80457f3e
|
Fixed issue with Verilator hierarchical referencing by changing module names, moved run-imperas-linux to correct directory
|
2024-04-12 21:58:20 -07:00 |
|
David Harris
|
499e4d6a6e
|
Changed 2 to 1 in FmaPreResultSubnorm logic, fixing issue 655 about multiply on f/fh. Not entirely confident this is the right change, but can't find any failures. See https://docs.google.com/document/d/1p7zb4Vvd1LMBLRgEpXjHyp7etCaFaiBVrBZJM8jediE/edit
|
2024-04-03 17:28:31 -07:00 |
|
David Harris
|
79cccfca82
|
Progress toward run_vcs
|
2024-04-03 14:05:07 -07:00 |
|
Rose Thompson
|
4eb522123f
|
Changed D suffix to Delay in ebufsmarb.
|
2024-03-28 16:24:45 -05:00 |
|
Rose Thompson
|
5b4d3f49b0
|
Fixed #689 caused by removal of #1 delays. For some reason the #1 were not removed from cacheLRU.sv.
|
2024-03-26 12:26:03 -05:00 |
|
David Harris
|
fc158689ad
|
Shared amoalu max/min comparator hardware and removed input sign extend muxes
|
2024-03-24 17:15:46 -07:00 |
|
David Harris
|
f0b29d3083
|
AMO max/min comparator optimization
|
2024-03-24 17:05:32 -07:00 |
|
David Harris
|
bae52cf13d
|
Merge pull request #678 from Karl-Han/latest
[Resolved Conflict] Remove all #delay from non-testbench
|
2024-03-23 15:18:04 -07:00 |
|
Kunlin Han
|
22b59138f0
|
Remove all #delay from non-testbench.
|
2024-03-16 11:20:32 -07:00 |
|
David Harris
|
35f1c1d971
|
Restructured rconlut for modularity
|
2024-03-16 07:26:40 -07:00 |
|
David Harris
|
fedd23a3c0
|
Renamed aes blocks based on size
|
2024-03-16 07:12:36 -07:00 |
|
David Harris
|
c01e4495b1
|
AES simplification
|
2024-03-16 07:00:56 -07:00 |
|
Jordan Carlin
|
cbd61d008f
|
fix size of CVTLEN to support fcvtmod.w.d; add max macro to config-shared.vh
|
2024-03-14 14:07:15 -07:00 |
|
Kunlin Han
|
8c67a76912
|
Remove all #delay from non-testbench.
|
2024-03-13 10:31:40 -07:00 |
|
James Stine
|
41ab94c9a3
|
fix elements forgot to delete from zknh32.sv
|
2024-03-12 11:42:26 -05:00 |
|
James Stine
|
55863bda1b
|
Update K extension in SHA to remove redundant logic and optimize hierarchy to reduce structure/area
|
2024-03-12 11:10:45 -05:00 |
|
David Harris
|
7132d306b4
|
Simplified ZKNH64
|
2024-03-11 09:41:36 -07:00 |
|
David Harris
|
dbfe44a54b
|
Renamed aes and sha directories
|
2024-03-11 09:06:51 -07:00 |
|
David Harris
|
019458a63d
|
Shared sbox between aes64ks1i and aes64e
|
2024-03-11 08:58:10 -07:00 |
|
David Harris
|
096f4090ac
|
Final cleanup tonight
|
2024-03-11 01:40:47 -07:00 |
|
David Harris
|
8af25a45e6
|
AES32 sharing logic
|
2024-03-11 01:36:46 -07:00 |
|
David Harris
|
a714904696
|
Simplifying AES32 logic
|
2024-03-11 01:25:44 -07:00 |
|
David Harris
|
10d1ff61b6
|
Merged ZKNDEResult into a single BMU result mux input
|
2024-03-11 01:18:39 -07:00 |
|
David Harris
|
39c0d0cdda
|
AES64 simplification
|
2024-03-11 01:15:16 -07:00 |
|
David Harris
|
b7f5ce6ed3
|
AES64 simplification
|
2024-03-11 01:12:24 -07:00 |
|
David Harris
|
64d7f778da
|
AES64 simplification
|
2024-03-11 01:01:20 -07:00 |
|
David Harris
|
7d87c4f6c5
|
AES64 simplification
|
2024-03-11 00:53:39 -07:00 |
|
David Harris
|
87ed778763
|
Starting to merge decrypt and encrypt for AES64
|
2024-03-11 00:45:38 -07:00 |
|
David Harris
|
ef896797fd
|
Optimized out aes64im hardware; sharing with aes64d
|
2024-03-11 00:36:10 -07:00 |
|
David Harris
|
5257d3d8fd
|
AES64 cleanup
|
2024-03-11 00:20:50 -07:00 |
|
David Harris
|
7ee3145fc1
|
Simplified muxing for AES64
|
2024-03-11 00:14:38 -07:00 |
|
David Harris
|
d22306ab9f
|
Shared haredware for aes64e
|
2024-03-11 00:01:46 -07:00 |
|
David Harris
|
b53e873a11
|
shared hardware for AES 64 decode
|
2024-03-10 23:51:32 -07:00 |
|
David Harris
|
f950067600
|
Shared middle and final round aes32 to cut size 50%
|
2024-03-10 23:40:12 -07:00 |
|
David Harris
|
f72e5048de
|
Defined rotate module and formatted AES modules more densely
|
2024-03-10 23:09:11 -07:00 |
|
David Harris
|
3d72ccac60
|
AES simplification
|
2024-03-10 22:37:50 -07:00 |
|
David Harris
|
9a1fdba077
|
Added more Zbkb tests shared with Zbb
|
2024-03-10 22:24:16 -07:00 |
|
David Harris
|
2580d37fc0
|
ZK cleanup, check no LLEN > XLEN without D$, add half and quad float load/store to instruction name decoder
|
2024-03-10 22:03:57 -07:00 |
|
David Harris
|
837abf1d9e
|
ZK simplifcations
|
2024-03-10 21:44:11 -07:00 |
|
David Harris
|
d0dd30822e
|
ZK simplification
|
2024-03-10 21:35:20 -07:00 |
|
David Harris
|
955c131bd9
|
Crypto rename inputs and outputs to a and y
|
2024-03-10 21:27:11 -07:00 |
|
David Harris
|
ea6846ffcc
|
Crypto commenting cleanup
|
2024-03-10 20:58:57 -07:00 |
|
David Harris
|
e4724b8d0e
|
Crypto formatting cleanup
|
2024-03-10 20:45:27 -07:00 |
|
David Harris
|
34058ddbf0
|
Crypto formatting cleanup
|
2024-03-10 20:36:29 -07:00 |
|
David Harris
|
39ca7093bf
|
Merged AES changes
|
2024-03-10 19:17:01 -07:00 |
|
Rose Thompson
|
3cf6a19729
|
Merge branch 'main' into main
|
2024-03-10 10:48:21 -05:00 |
|
James E. Stine
|
047291ef49
|
add header for bmuctrl.sv
|
2024-03-09 22:09:31 -06:00 |
|
James E. Stine
|
54fec7c31f
|
fix bitmanipalu.sv typo on missing semicolon
|
2024-03-09 22:07:40 -06:00 |
|
James E. Stine
|
1573c890d0
|
Update bitmanipalu.sv for K extension
|
2024-03-09 22:01:20 -06:00 |
|
James E. Stine
|
ac3aa823e7
|
fix underscore in bmu directory
|
2024-03-09 20:19:46 -06:00 |
|
James E. Stine
|
1aa1608a18
|
fix space in kmu
|
2024-03-09 19:41:29 -06:00 |
|
James E. Stine
|
ad12def935
|
fix underscore in instantiation
|
2024-03-09 19:38:10 -06:00 |
|
James E. Stine
|
bd5741b4f1
|
fix space at beginning of file in bmu
|
2024-03-09 19:10:43 -06:00 |
|
James E. Stine
|
55e019c9dd
|
update removal of underscores from kmu
|
2024-03-09 19:00:31 -06:00 |
|
James E. Stine
|
3b16238a37
|
update removal of underscores from sha_instructions
|
2024-03-09 18:51:01 -06:00 |
|
James E. Stine
|
08c7ddd61d
|
update removal of underscores from aes_instructions
|
2024-03-09 13:28:47 -06:00 |
|
James E. Stine
|
8821386fe5
|
update removal of underscores from aes_common
|
2024-03-09 13:06:36 -06:00 |
|
Rose Thompson
|
29db2cd931
|
Basic hardware tracer works!
Next step is to package the buses into packets to ethernet transmission.
|
2024-03-08 12:38:27 -06:00 |
|
Rose Thompson
|
140e64772e
|
Merge branch 'main' into rvvi
|
2024-03-08 10:16:31 -06:00 |
|
David Harris
|
eb87a4a5c3
|
UM comments in fdivsqrtotfc
|
2024-03-06 15:53:14 -08:00 |
|
David Harris
|
2c6588d4ae
|
Timinig optimization for radix 4 division, added missing derived config
|
2024-03-06 15:05:04 -08:00 |
|
David Harris
|
c7c12cc3a8
|
Fixed Lint issue on cacheLRU
|
2024-03-06 14:00:57 -08:00 |
|
Rose Thompson
|
54c1d28c8b
|
Fixed missing case in the align AccesByteOffset Mux.
|
2024-03-06 15:43:55 -06:00 |
|
Rose Thompson
|
0d8c251fa4
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-03-06 15:35:34 -06:00 |
|
Rose Thompson
|
2f94be5e79
|
Revert "Optimized the align logic for loads."
This reverts commit 1fd678b433.
|
2024-03-06 15:19:17 -06:00 |
|
Rose Thompson
|
57aab52dc2
|
Revert "Partially working optimized subwordwrite for misaligned."
This reverts commit dac8fc16af.
|
2024-03-06 15:17:57 -06:00 |
|
Rose Thompson
|
9668fdd868
|
Revert "Closer to getting subword write misaligned working."
This reverts commit 6a9c2d8dc4.
|
2024-03-06 15:16:43 -06:00 |
|
Rose Thompson
|
dce7de59a3
|
Revert "Non-ideal fix. Added new output from pma which indicates if the write shift should occur."
This reverts commit 3714b2bf4a.
|
2024-03-06 15:16:37 -06:00 |
|
Rose Thompson
|
a48c16c0ef
|
Revert "Swapped to the more compact subwordreadmisaligned.sv."
This reverts commit 1ece6f8eae.
|
2024-03-06 15:16:32 -06:00 |
|
Rose Thompson
|
f752b5dd37
|
Revert "Beginning subword cleanup."
This reverts commit 7e1ea1e6d9.
|
2024-03-06 15:16:24 -06:00 |
|
Rose Thompson
|
a8024eee26
|
Revert "Updated subword misaligned."
This reverts commit 69d31d50e2.
|
2024-03-06 15:16:16 -06:00 |
|
Rose Thompson
|
298028b119
|
Revert "Cleanup."
This reverts commit 45c30267a5.
|
2024-03-06 15:16:03 -06:00 |
|
Rose Thompson
|
739e73ef81
|
Revert "Siginficant cleanup of subwordwritemisaligned."
This reverts commit fbc18abaa0.
|
2024-03-06 15:15:58 -06:00 |
|
Rose Thompson
|
e7ec2bedd4
|
Revert "Simplifications of subword code."
This reverts commit a402883115.
|
2024-03-06 15:15:51 -06:00 |
|
Rose Thompson
|
b64b883129
|
Revert "Removed duplicate endianswap."
This reverts commit caac48b7f2.
|
2024-03-06 15:15:43 -06:00 |
|
Rose Thompson
|
5447159cfd
|
Revert "Cleanup."
This reverts commit e84b7cc147.
|
2024-03-06 15:15:26 -06:00 |
|
Rose Thompson
|
3fa5faa6cf
|
Revert "Added sdc to pma allow shift."
This reverts commit a2d5618d88.
|
2024-03-06 13:29:08 -06:00 |
|
Rose Thompson
|
2ea0134329
|
Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned."
This reverts commit cba3209e7f.
|
2024-03-06 13:28:59 -06:00 |
|
Rose Thompson
|
068ffda5fb
|
Revert "Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned.""
This reverts commit 8136b45ca7.
|
2024-03-06 13:28:47 -06:00 |
|
David Harris
|
e0eb91f795
|
Changed always @(posedge clk) to always_ff @(posedge clk) where it was omitted in several places
|
2024-03-06 11:02:04 -08:00 |
|
David Harris
|
b386331cc8
|
Changed '0 to 0 where possible per Chapter 4 style guidelines
|
2024-03-06 05:48:17 -08:00 |
|
David Harris
|
dd33479056
|
Switched to ?: for gating per section 4.2.4.3
|
2024-03-06 04:59:58 -08:00 |
|
David Harris
|
86956026dc
|
Further simplified subwordread muxing
|
2024-03-06 04:24:31 -08:00 |
|
Kevin Kim
|
9d73e5bd0d
|
lsu supports quad enabled subwordreads
|
2024-03-05 17:07:39 -08:00 |
|
KelvinTr
|
00b61390d9
|
Optimized Inverse Mixcolumn
|
2024-03-05 14:56:24 -06:00 |
|
Rose Thompson
|
c093f53c9c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
Cleaned up the cacheLRU.
|
2024-03-05 11:08:40 -06:00 |
|
Rose Thompson
|
e8e0538f6c
|
Changed to non-blocking in cacheLRU and removed clearing LRU bits on flush.
|
2024-03-05 10:33:47 -06:00 |
|
James E. Stine
|
5b445946b1
|
style file slight mods for sha_instructions
|
2024-03-05 09:14:22 -06:00 |
|
James E. Stine
|
6894ee4588
|
Separate gm2.sv to be separate module
|
2024-03-05 09:10:41 -06:00 |
|
James E. Stine
|
5aab40a35f
|
Missed some style module declarations
|
2024-03-05 09:06:48 -06:00 |
|
James E. Stine
|
5e247b9bf3
|
fix some spacing in aes_common
|
2024-03-05 09:02:22 -06:00 |
|
James E. Stine
|
7bbc6413fb
|
fix spacing in sha_instructions for style
|
2024-03-05 08:59:45 -06:00 |
|
James E. Stine
|
0d7ea36883
|
fix module name to lc in aes_instructions
|
2024-03-05 08:56:24 -06:00 |
|
James E. Stine
|
e6ffde61bd
|
fix module name to lc
|
2024-03-05 08:54:50 -06:00 |
|
David Harris
|
1a0097f6e7
|
Further fdivsqrt simplification after starting Sqrt at iteration 0
|
2024-03-04 16:40:49 -08:00 |
|
David Harris
|
9c04df8f69
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-03-04 16:04:24 -08:00 |
|
Rose Thompson
|
457d3481e7
|
How did this error get past for so long.
|
2024-03-04 17:58:41 -06:00 |
|
Rose Thompson
|
0222e8f42a
|
Don't want to clear the lru bits on invalidation (clearvalid).
|
2024-03-04 17:52:41 -06:00 |
|
Kevin Kim
|
10ab07975f
|
uslc comments
|
2024-03-04 14:31:21 -08:00 |
|
Kevin Kim
|
9b87a00698
|
sqrt mux lint fixes
|
2024-03-04 14:31:07 -08:00 |
|
Kevin Kim
|
587fdbdf8e
|
removed j1,j0 from iteration and put inside divider stage
|
2024-03-04 14:30:05 -08:00 |
|
KelvinTr
|
c163069484
|
Optimized mixcolumn
|
2024-03-04 15:23:11 -06:00 |
|
Kevin Kim
|
7dec9cdf21
|
optimization in uslc
|
2024-03-04 10:46:16 -08:00 |
|
Kevin Kim
|
9c95cba865
|
remove sqrt cycle muxing
|
2024-03-03 18:51:10 -08:00 |
|
Kevin Kim
|
0ff59ff157
|
remove redundant mux
|
2024-03-03 13:00:20 -08:00 |
|
Kevin Kim
|
c32173f163
|
changed U/C initialization to account for integer bit generation on divider stage for sqrt. Quick and dirty j1 logic fix
|
2024-03-03 10:30:18 -08:00 |
|
Kevin Kim
|
6c24afaf98
|
changed cycle count to account for integer bit generation for sqrt
|
2024-03-03 10:29:32 -08:00 |
|
Kevin Kim
|
c45d67f8ba
|
fdivsqrt changes
|
2024-03-02 20:29:03 -08:00 |
|
Kevin Kim
|
77ccc7b319
|
removed square root pre-process muxes
|
2024-03-02 15:55:34 -08:00 |
|
Rose Thompson
|
a22de45631
|
Removed unused storedelay from align.
|
2024-03-02 16:20:31 -06:00 |
|
Rose Thompson
|
8136b45ca7
|
Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned."
This reverts commit cba3209e7f.
|
2024-03-02 11:55:43 -06:00 |
|
Rose Thompson
|
cba3209e7f
|
Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned.
|
2024-03-02 11:38:33 -06:00 |
|
Rose Thompson
|
4c3d927474
|
Renamed CacheHit to Hit.
|
2024-03-01 11:00:24 -06:00 |
|
Rose Thompson
|
e72880fd89
|
Changed cachefsm state STATE_HIT to STATE_ACCESS.
|
2024-03-01 09:59:54 -06:00 |
|
Rose Thompson
|
85691f0e8b
|
Simplified and clarified names in cacheLRU.
|
2024-02-29 17:18:01 -06:00 |
|
KelvinTr
|
c110d0bb03
|
Optimized Zbkx
|
2024-02-29 14:51:02 -06:00 |
|
KelvinTr
|
9f53c54f57
|
Optimized Zbkx
|
2024-02-29 14:50:15 -06:00 |
|
KelvinTr
|
e40ae126d3
|
Combined ZBC and ZBKC into one unit
|
2024-02-29 14:17:33 -06:00 |
|
KelvinTr
|
88d93b31b5
|
Combined byteop and revop logic
|
2024-02-29 12:51:42 -06:00 |
|
Rose Thompson
|
90ad5e7dab
|
Updated the cache for book clarity.
|
2024-02-28 17:07:32 -06:00 |
|
KelvinTr
|
01c45ab9d7
|
Fixed K extension changes
|
2024-02-28 17:05:08 -06:00 |
|
David Harris
|
90e89ced1d
|
Fixes for synthesis. HPTW change will break x detection
|
2024-02-26 04:20:08 -08:00 |
|
James E. Stine
|
eb1780a66d
|
control for bitmanip
|
2024-02-24 22:38:21 -06:00 |
|
James E. Stine
|
ce975a6336
|
Add ieu main module for k extension
|
2024-02-24 22:37:04 -06:00 |
|
James E. Stine
|
71cefdbbb2
|
main cvw module
|
2024-02-24 22:35:56 -06:00 |
|
James E. Stine
|
cd2a9b8712
|
Add mux7 for K ext
|
2024-02-24 22:26:21 -06:00 |
|
James E. Stine
|
50cbe54d7b
|
Add datapath.sv
|
2024-02-24 22:22:19 -06:00 |
|
James E. Stine
|
e06bafe972
|
Add alu + controller
|
2024-02-24 22:21:39 -06:00 |
|
Rose Thompson
|
ab750e150f
|
Fixed lint errors for alignment.
|
2024-02-23 14:00:19 -06:00 |
|
Rose Thompson
|
a2d5618d88
|
Added sdc to pma allow shift.
|
2024-02-23 13:46:04 -06:00 |
|
Rose Thompson
|
e84b7cc147
|
Cleanup.
|
2024-02-23 13:00:21 -06:00 |
|
Rose Thompson
|
ae36f1e5a5
|
Merge branch 'main' of github.com:ross144/cvw
|
2024-02-23 09:43:03 -06:00 |
|
Rose Thompson
|
caac48b7f2
|
Removed duplicate endianswap.
|
2024-02-23 09:42:39 -06:00 |
|
Rose Thompson
|
a402883115
|
Simplifications of subword code.
|
2024-02-23 09:41:59 -06:00 |
|
Rose Thompson
|
fbc18abaa0
|
Siginficant cleanup of subwordwritemisaligned.
|
2024-02-22 14:17:15 -06:00 |
|
Rose Thompson
|
45c30267a5
|
Cleanup.
|
2024-02-22 14:08:04 -06:00 |
|
Rose Thompson
|
69d31d50e2
|
Updated subword misaligned.
|
2024-02-22 13:29:39 -06:00 |
|
James E. Stine
|
cdd2aa6379
|
tweak of names
|
2024-02-22 12:27:40 -06:00 |
|
James E. Stine
|
c8468e99c0
|
slight tweak of names
|
2024-02-22 12:27:09 -06:00 |
|
James E. Stine
|
550f50debb
|
Modify ALU to handle Zkne/K extension
|
2024-02-22 11:55:00 -06:00 |
|
Rose Thompson
|
7e1ea1e6d9
|
Beginning subword cleanup.
|
2024-02-22 09:37:16 -06:00 |
|
Rose Thompson
|
1ece6f8eae
|
Swapped to the more compact subwordreadmisaligned.sv.
|
2024-02-22 09:34:16 -06:00 |
|
Rose Thompson
|
3714b2bf4a
|
Non-ideal fix. Added new output from pma which indicates if the write shift should occur.
The more ideal solution would be to have the pma indicate if the shift should occur and the maximum amount..
|
2024-02-22 09:14:43 -06:00 |
|
James E. Stine
|
7cb170c19b
|
update on aes_instructions
|
2024-02-21 17:12:50 -06:00 |
|
James E. Stine
|
7097b17785
|
update aes_instructions
|
2024-02-21 17:11:34 -06:00 |
|
James E. Stine
|
ac9068d22c
|
update aes_common with style on separate sv
|
2024-02-21 17:05:58 -06:00 |
|
James E. Stine
|
3d65ea7aba
|
separate aes_shiftword per style file
|
2024-02-20 22:57:59 -06:00 |
|
James E. Stine
|
f700b7da5a
|
separate galois function SV per the style file
|
2024-02-20 22:55:34 -06:00 |
|
Rose Thompson
|
6a9c2d8dc4
|
Closer to getting subword write misaligned working.
|
2024-02-20 20:23:42 -06:00 |
|
James E. Stine
|
32be22565a
|
add kmu instruction
|
2024-02-20 20:18:50 -06:00 |
|
James E. Stine
|
38348f9784
|
Add SHA instructions
|
2024-02-20 20:01:12 -06:00 |
|
James E. Stine
|
2cf1d43ec5
|
add aes instructions
|
2024-02-20 19:39:26 -06:00 |
|
James E. Stine
|
93d9bb4bc4
|
minor changes + date change on copyright
|
2024-02-20 19:13:11 -06:00 |
|
James E. Stine
|
488583aed9
|
minor tweak
|
2024-02-20 18:42:34 -06:00 |
|
James E. Stine
|
0cc0cdeae2
|
initial seed of AES engine
|
2024-02-20 18:31:17 -06:00 |
|
David Harris
|
c77afcb7e6
|
Removed floprc with synchronous reset and synchornous clear
|
2024-02-19 22:28:55 -08:00 |
|
Rose Thompson
|
dac8fc16af
|
Partially working optimized subwordwrite for misaligned.
|
2024-02-19 12:26:29 -06:00 |
|
David Harris
|
9ba35991e3
|
Finished FPU coverage
|
2024-02-15 20:01:28 -08:00 |
|
David Harris
|
36259b4e16
|
Removed unused term affecting cvt coverage
|
2024-02-15 17:46:05 -08:00 |
|
David Harris
|
944e33dcd6
|
Fixed spelling of operation in FPU
|
2024-02-15 17:22:32 -08:00 |
|
David Harris
|
c664c9717d
|
Commented fcvtmod behavior in specialcase
|
2024-02-15 17:19:21 -08:00 |
|
Rose Thompson
|
1fd678b433
|
Optimized the align logic for loads.
|
2024-02-14 12:14:19 -06:00 |
|
David Harris
|
6f53adad80
|
ifu cachefsm coverage
|
2024-02-08 13:15:06 -08:00 |
|
Kevin Kim
|
15da037794
|
added back comment
|
2024-02-07 15:40:52 -08:00 |
|
Kevin Kim
|
61c8b4d269
|
shift correction fix
|
2024-02-07 15:04:19 -08:00 |
|
David Harris
|
e7364290e3
|
Restored instead of in testbench because prevents coverage analysis. Improved FPU coverage
|
2024-02-07 06:27:53 -08:00 |
|
David Harris
|
c41e1c3a1c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-02-04 19:02:49 -08:00 |
|
David Harris
|
66c1c71a56
|
Coverage improvements
|
2024-02-04 18:56:40 -08:00 |
|
Rose Thompson
|
7a4d485f5b
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-02-04 14:19:50 -06:00 |
|
David Harris
|
5d8d82414b
|
Coverage improvements
|
2024-02-04 11:40:38 -08:00 |
|
harshinisrinath
|
c7b647bde7
|
Wrote exclusions for ifu and lsu peripherals which were always supported
|
2024-02-01 17:12:33 -08:00 |
|
Rose Thompson
|
bd06a5ff88
|
Rough draft removal of duplicate BPBTAWrongE logic.
|
2024-02-01 16:57:33 -06:00 |
|
Rose Thompson
|
e900bb09db
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-02-01 12:12:05 -06:00 |
|
Rose Thompson
|
87d91c5b14
|
Coverage updates.
|
2024-02-01 12:12:01 -06:00 |
|
David Harris
|
1c62c5e433
|
Fixed logic to work with FLEN < XLEN
|
2024-01-31 20:24:16 -08:00 |
|
Rose Thompson
|
ccf61853cf
|
New coverage for ebu.
|
2024-01-31 14:55:25 -06:00 |
|
David Harris
|
0abfe5cb55
|
Fixed some lint errors in derived configs
|
2024-01-31 11:39:59 -08:00 |
|
Rose Thompson
|
aa15a63d9c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-31 13:12:32 -06:00 |
|
David Harris
|
91e21f5a85
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-30 08:53:18 -08:00 |
|
David Harris
|
06778088ab
|
Merge pull request #603 from stineje/main
Update cvt bug that was caught with new testbench-fp
|
2024-01-30 08:52:01 -08:00 |
|
James E. Stine
|
7e036e6f75
|
Update cvt bug that was caught with new testbench-fp
|
2024-01-30 10:51:07 -06:00 |
|
David Harris
|
f37c7bb1f6
|
Incorporated RAM_LATENCY and BURST_EN as parameters rather than define in code. Still need to update testbench to use this
|
2024-01-30 06:27:18 -08:00 |
|
David Harris
|
3db5b6d9a9
|
Fix FLI to support quads
|
2024-01-29 14:51:21 -08:00 |
|
Rose Thompson
|
e3574238a7
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-29 13:18:16 -06:00 |
|
David Harris
|
45e2317636
|
Added Wally github address to header comments
|
2024-01-29 05:38:11 -08:00 |
|
David Harris
|
e8dde265be
|
More coverage: CacheWay
|
2024-01-26 16:14:36 -08:00 |
|
David Harris
|
3620a10c0b
|
Improved hptw and I CacheWays coverage
|
2024-01-26 14:55:51 -08:00 |
|
Rose Thompson
|
cbc44a68ab
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-26 12:50:36 -06:00 |
|
David Harris
|
1c1d3eb956
|
HPTW coverage improvements
|
2024-01-26 10:46:38 -08:00 |
|
Rose Thompson
|
c0e04dd622
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-26 10:09:44 -06:00 |
|
David Harris
|
2449e06e55
|
Fixed FPU coverage, solved Issue 596 by misaligned AMO throwing access fault when misaligned non-amo are supported
|
2024-01-25 21:03:41 -08:00 |
|
Rose Thompson
|
fd032a7e10
|
Draft implementation of synth rvvi.
|
2024-01-24 15:06:13 -06:00 |
|
David Harris
|
17f579d4ba
|
Reenabled fmadd.h, which is really supported by Zfh
|
2024-01-24 07:46:50 -08:00 |
|
Rose Thompson
|
0babb011c2
|
Synthesizable rvvi tracer output G/FPRs.
|
2024-01-23 16:27:50 -06:00 |
|
Rose Thompson
|
cacbcb6fcf
|
Created the basic synthesizable wally tracer for fpga.
|
2024-01-23 16:16:29 -06:00 |
|
Rose Thompson
|
117ff1828a
|
Merge pull request #590 from openhwgroup/revert-589-shiftcorrectiondebug
Revert "more shiftcorrection bug fixes"
|
2024-01-23 16:05:30 -06:00 |
|
Rose Thompson
|
d5bbb5ea27
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-23 14:37:11 -06:00 |
|
David Harris
|
4ffa5e7b0a
|
Coverage improvements
|
2024-01-22 09:49:24 -08:00 |
|
David Harris
|
171430a695
|
FPU and PMP tests
|
2024-01-21 14:41:22 -08:00 |
|
David Harris
|
ff055c404c
|
fpu coverage improvements
|
2024-01-21 13:17:56 -08:00 |
|
David Harris
|
9d4a14b209
|
coverage improvements
|
2024-01-21 11:39:51 -08:00 |
|
David Harris
|
d801bf5d6c
|
Revert "more shiftcorrection bug fixes"
|
2024-01-21 10:41:14 -08:00 |
|
David Harris
|
9e6fa8076f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-21 10:15:38 -08:00 |
|
Kevin Kim
|
1459943a75
|
more shiftcorrection bug fixes
|
2024-01-21 10:08:48 -08:00 |
|
David Harris
|
69218b4b86
|
Coverage improvements
|
2024-01-21 10:03:07 -08:00 |
|
David Harris
|
17c9be7695
|
Cleanup typos, remove Zicond from riscof until it is working
|
2024-01-18 21:36:52 -08:00 |
|
David Harris
|
911b400af2
|
Fault on misaligned AMO
|
2024-01-18 13:13:56 -08:00 |
|
Rose Thompson
|
4c2ba2b0b4
|
Added StoreStall back to csrc.
|
2024-01-18 14:43:34 -06:00 |
|
Rose Thompson
|
81d006536a
|
Lint passes with 32-bit no D$, but many regressions fail.
|
2024-01-18 09:48:44 -06:00 |
|
David Harris
|
d5e102d520
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-18 07:38:25 -08:00 |
|
Rose Thompson
|
ff6bb3be0c
|
Fixed another bug with virtual memory and no caches.
|
2024-01-18 09:29:52 -06:00 |
|
Rose Thompson
|
e8474373e4
|
Fixed it so Virtual Memory work without a D$.
|
2024-01-18 09:18:17 -06:00 |
|
David Harris
|
74b242ce5c
|
Partial implementation of fcvtmod.w.d; flags disagree in one case where Sail might be wrong, and result 134 is wrong because of overflow
|
2024-01-17 12:25:06 -08:00 |
|
Rose Thompson
|
2d3dc55986
|
Fixed bug. After I$ invalidated. If the pipelined wasn't stalled the I$ still output the old instruction on the next cycle. Now the I$ ensure that invalidation leads to the next cycle not hitting.
|
2024-01-17 12:19:10 -06:00 |
|
David Harris
|
4cfc86140c
|
Zfa fmvh complete and passing tests:
|
2024-01-17 06:18:00 -08:00 |
|
David Harris
|
07e7e02241
|
Coded Zfa fmvp but no tests exist
|
2024-01-16 21:26:42 -08:00 |
|
David Harris
|
8654375f26
|
Zfa fminm/fmaxm/fltq/fleq implemented and tested
|
2024-01-16 20:03:54 -08:00 |
|
David Harris
|
9d57002c07
|
Zfa fli support working for F and D (add fli.sv module)
|
2024-01-16 17:27:59 -08:00 |
|
David Harris
|
0588d611ea
|
Zfa fli support working for F and D
|
2024-01-16 17:27:40 -08:00 |
|
Rose Thompson
|
ed0f0d924b
|
Merge pull request #577 from davidharrishmc/dev
Zfh fix and typo corrections
|
2024-01-16 14:23:23 -06:00 |
|
David Harris
|
846a0c4d50
|
Check fma operations don't support H precision
|
2024-01-16 11:12:06 -08:00 |
|
David Harris
|
1a77c08f6e
|
Fixed issues 575 and 477 about FPU tests failing when Zfh = 1.
|
2024-01-16 10:46:44 -08:00 |
|
David Harris
|
dcd40c6be7
|
Fixed spelling of output
|
2024-01-16 10:27:31 -08:00 |
|
David Harris
|
abecc98563
|
Fixed spelling of precision
|
2024-01-16 10:26:00 -08:00 |
|
Rose Thompson
|
ff5554ca61
|
Atomics work correctly without a d cache.
|
2024-01-16 10:43:20 -06:00 |
|
Rose Thompson
|
dfe5ef4427
|
Added logic for the non-cache atomics.
|
2024-01-15 17:47:17 -06:00 |
|
Rose Thompson
|
82a786f185
|
Hmm. Verilator is complaining about the parameter width. I'm not sure why so I changed to 1 bit.
|
2024-01-15 17:36:01 -06:00 |
|
Rose Thompson
|
614a83331f
|
Fixed part of issue #405.
The non-cache version of the bus controller did not have the correct supression of BusCommitted for a read only controller.
|
2024-01-15 17:29:00 -06:00 |
|
Rose Thompson
|
83df3dfe83
|
Fixed the zifencei bug (part of issue 405).
|
2024-01-15 16:02:37 -06:00 |
|
David Harris
|
0235970313
|
Optimized away unused support for fmv with quads
|
2024-01-15 13:40:12 -08:00 |
|
David Harris
|
da4eca4854
|
Tested Zfh support using unreleased version of risch-arch-test Zfh tests. Fixed two bugs in fmv to/from int.
|
2024-01-15 13:24:57 -08:00 |
|
David Harris
|
9e78a7e290
|
Incorporated jstine fixes of FPU special case and testbench for conversion
|
2024-01-15 07:25:08 -08:00 |
|
David Harris
|
ed9fa07ba3
|
tests/coverage/tlbmisc.S
|
2024-01-15 07:16:11 -08:00 |
|
David Harris
|
fd181169fe
|
Corrected spelling of negative
|
2024-01-15 07:15:23 -08:00 |
|
James E. Stine
|
b14cd67bef
|
Values for IEEE 754 vs. RISC-V Table 11.4 in the RISC-V Unprivileged ISA
|
2024-01-14 22:08:42 -06:00 |
|
Jordan Carlin
|
51f670c821
|
Merge branch 'openhwgroup:main' into main
|
2024-01-12 19:43:01 -08:00 |
|
Rose Thompson
|
dd5f69cb78
|
Merge pull request #565 from davidharrishmc/dev
Dev
|
2024-01-12 21:30:27 -06:00 |
|
Jordan Carlin
|
092d10a3cd
|
correct c.sext.b encoding and remove unreachable code in 01100 case
|
2024-01-12 19:09:10 -08:00 |
|
David Harris
|
d7b016e8f3
|
Cleaned up Zicond implementation
|
2024-01-12 18:12:52 -08:00 |
|
David Harris
|
6226c3db96
|
Revert "Fixes for Issue #541"
|
2024-01-12 07:50:13 -08:00 |
|
James E. Stine
|
e707eeb7c8
|
THis includes fix for special case when conversion from fp to int/long. The previous src did not test both the flags and result and so missed this subtle bug when an Invalid happens for this type of conversion. These results are indications of undefined behavior for these operations. All fp operations now passs when this update is fixed. Much of the information why these outputs should occur is somewhat alluded to by Pascal Cuoq originally from INSA in Lyon here: https://frama-c.com/2013/10/09/Overflow-float-integer.html
|
2024-01-12 00:37:50 -06:00 |
|
Rose Thompson
|
ceae2bc714
|
Merge pull request #561 from davidharrishmc/dev
Added Zicond support
|
2024-01-11 10:20:01 -06:00 |
|
David Harris
|
9eb6d9c8b8
|
Added Zicond support
|
2024-01-11 07:37:15 -08:00 |
|
Rose Thompson
|
a932bf6b66
|
Removed unnecessary spill for compressed aligned to end of cache line or uncached access.
|
2024-01-10 13:06:16 -06:00 |
|
Rose Thompson
|
588e1caeba
|
Found bugs in the no I$ implementation's abhinterface width. We were only testing XLEN=32. XLEN=64 did not properly align instructions not aligned to 8 byte boundaries.
|
2024-01-06 22:29:16 -06:00 |
|
David Harris
|
67124b0c7f
|
Fixed typo in declaration in tlbcontrol; escape quoted argument to Verilator; added ulimit to setup so Verilator stack is large enough
|
2024-01-06 07:11:25 -08:00 |
|
David Harris
|
0781cd4a44
|
Improved tlbcontrol to fault on R=0,W=1; fixed more coverage testsin tlbmisc.S; changed integer type to try to speed up CoreMark; comments in Verilate
|
2024-01-05 22:45:15 -08:00 |
|
Rose Thompson
|
1f3792c823
|
Fixed bug # 547, but there are other bugs which follow.
|
2024-01-05 23:32:10 -06:00 |
|
Rose Thompson
|
edc56c669e
|
Fixed bug 546. non-leaf non-zero PBMT bit raise page fault.
|
2024-01-05 17:10:14 -06:00 |
|