mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-03 02:05:21 +00:00
style file slight mods for sha_instructions
This commit is contained in:
parent
6894ee4588
commit
5b445946b1
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sig0h(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sig0h(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// RS1 Shifts
|
||||
|
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sig0l(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sig0l(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// rs1 operations
|
||||
|
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sig1h(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sig1h(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// rs1 shifts
|
||||
|
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sig1l(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sig1l(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// rs1 shift logic
|
||||
|
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sum0r(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sum0r(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// RS1 shifts
|
||||
|
@ -25,8 +25,7 @@
|
||||
// and limitations under the License.
|
||||
////////////////////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
module sha512sum1r(input logic [31:0] rs1,
|
||||
input logic [31:0] rs2,
|
||||
module sha512sum1r(input logic [31:0] rs1, input logic [31:0] rs2,
|
||||
output logic [31:0] data_out);
|
||||
|
||||
// Declare logic for rs1 shifts
|
||||
|
Loading…
Reference in New Issue
Block a user