Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
8,695 Commits 5 Branches 2 Tags 53 MiB
e626052ec9
Commit Graph

360 Commits

Author SHA1 Message Date
David Harris
e4724b8d0e Crypto formatting cleanup 2024-03-10 20:45:27 -07:00
David Harris
34058ddbf0 Crypto formatting cleanup 2024-03-10 20:36:29 -07:00
Rose Thompson
3cf6a19729
Merge branch 'main' into main 2024-03-10 10:48:21 -05:00
James E. Stine
047291ef49 add header for bmuctrl.sv 2024-03-09 22:09:31 -06:00
James E. Stine
54fec7c31f fix bitmanipalu.sv typo on missing semicolon 2024-03-09 22:07:40 -06:00
James E. Stine
1573c890d0 Update bitmanipalu.sv for K extension 2024-03-09 22:01:20 -06:00
James E. Stine
ac3aa823e7 fix underscore in bmu directory 2024-03-09 20:19:46 -06:00
James E. Stine
1aa1608a18 fix space in kmu 2024-03-09 19:41:29 -06:00
James E. Stine
ad12def935 fix underscore in instantiation 2024-03-09 19:38:10 -06:00
James E. Stine
bd5741b4f1 fix space at beginning of file in bmu 2024-03-09 19:10:43 -06:00
James E. Stine
55e019c9dd update removal of underscores from kmu 2024-03-09 19:00:31 -06:00
James E. Stine
3b16238a37 update removal of underscores from sha_instructions 2024-03-09 18:51:01 -06:00
James E. Stine
08c7ddd61d update removal of underscores from aes_instructions 2024-03-09 13:28:47 -06:00
James E. Stine
8821386fe5 update removal of underscores from aes_common 2024-03-09 13:06:36 -06:00
David Harris
b386331cc8 Changed '0 to 0 where possible per Chapter 4 style guidelines 2024-03-06 05:48:17 -08:00
KelvinTr
00b61390d9 Optimized Inverse Mixcolumn 2024-03-05 14:56:24 -06:00
James E. Stine
5b445946b1 style file slight mods for sha_instructions 2024-03-05 09:14:22 -06:00
James E. Stine
6894ee4588 Separate gm2.sv to be separate module 2024-03-05 09:10:41 -06:00
James E. Stine
5aab40a35f Missed some style module declarations 2024-03-05 09:06:48 -06:00
James E. Stine
5e247b9bf3 fix some spacing in aes_common 2024-03-05 09:02:22 -06:00
James E. Stine
7bbc6413fb fix spacing in sha_instructions for style 2024-03-05 08:59:45 -06:00
James E. Stine
0d7ea36883 fix module name to lc in aes_instructions 2024-03-05 08:56:24 -06:00
James E. Stine
e6ffde61bd fix module name to lc 2024-03-05 08:54:50 -06:00
KelvinTr
c163069484 Optimized mixcolumn 2024-03-04 15:23:11 -06:00
KelvinTr
c110d0bb03 Optimized Zbkx 2024-02-29 14:51:02 -06:00
KelvinTr
9f53c54f57 Optimized Zbkx 2024-02-29 14:50:15 -06:00
KelvinTr
e40ae126d3 Combined ZBC and ZBKC into one unit 2024-02-29 14:17:33 -06:00
KelvinTr
88d93b31b5 Combined byteop and revop logic 2024-02-29 12:51:42 -06:00
KelvinTr
01c45ab9d7 Fixed K extension changes 2024-02-28 17:05:08 -06:00
James E. Stine
eb1780a66d control for bitmanip 2024-02-24 22:38:21 -06:00
James E. Stine
ce975a6336 Add ieu main module for k extension 2024-02-24 22:37:04 -06:00
James E. Stine
50cbe54d7b Add datapath.sv 2024-02-24 22:22:19 -06:00
James E. Stine
e06bafe972 Add alu + controller 2024-02-24 22:21:39 -06:00
James E. Stine
cdd2aa6379 tweak of names 2024-02-22 12:27:40 -06:00
James E. Stine
c8468e99c0 slight tweak of names 2024-02-22 12:27:09 -06:00
James E. Stine
550f50debb Modify ALU to handle Zkne/K extension 2024-02-22 11:55:00 -06:00
James E. Stine
7cb170c19b update on aes_instructions 2024-02-21 17:12:50 -06:00
James E. Stine
7097b17785 update aes_instructions 2024-02-21 17:11:34 -06:00
James E. Stine
ac9068d22c update aes_common with style on separate sv 2024-02-21 17:05:58 -06:00
James E. Stine
3d65ea7aba separate aes_shiftword per style file 2024-02-20 22:57:59 -06:00
James E. Stine
f700b7da5a separate galois function SV per the style file 2024-02-20 22:55:34 -06:00
James E. Stine
32be22565a add kmu instruction 2024-02-20 20:18:50 -06:00
James E. Stine
38348f9784 Add SHA instructions 2024-02-20 20:01:12 -06:00
James E. Stine
2cf1d43ec5 add aes instructions 2024-02-20 19:39:26 -06:00
James E. Stine
93d9bb4bc4 minor changes + date change on copyright 2024-02-20 19:13:11 -06:00
James E. Stine
488583aed9 minor tweak 2024-02-20 18:42:34 -06:00
James E. Stine
0cc0cdeae2 initial seed of AES engine 2024-02-20 18:31:17 -06:00
Rose Thompson
aa15a63d9c Merge branch 'main' of https://github.com/openhwgroup/cvw 2024-01-31 13:12:32 -06:00
David Harris
45e2317636 Added Wally github address to header comments 2024-01-29 05:38:11 -08:00
Rose Thompson
4c2ba2b0b4 Added StoreStall back to csrc. 2024-01-18 14:43:34 -06:00
Rose Thompson
83df3dfe83 Fixed the zifencei bug (part of issue 405). 2024-01-15 16:02:37 -06:00
David Harris
d7b016e8f3 Cleaned up Zicond implementation 2024-01-12 18:12:52 -08:00
David Harris
9eb6d9c8b8 Added Zicond support 2024-01-11 07:37:15 -08:00
Rose Thompson
626b89320c More cleanup. 2023-12-29 16:51:39 -06:00
Rose Thompson
0264a17f77 Reverted dtim to use store delay stall, but only (load after store). 2023-12-29 16:06:30 -06:00
Rose Thompson
fbab9f6c6d Updated comments about AMO and CMO stalls. 2023-12-29 15:31:11 -06:00
David Harris
2c2f692f3a Moved forwarding logic into controller 2023-12-26 21:17:01 -08:00
David Harris
6cb4a9e905 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-12-15 19:27:10 -08:00
Rose Thompson
438451ee02 Fixed the AMO hazard. 2023-12-15 11:55:54 -06:00
David Harris
51b43bffa3 ALU cleanup 2023-12-14 19:06:39 -08:00
Rose Thompson
1ca9a8be6d I think I solved the AMO/store hazard issue introduced by removing the store delay hazard. 2023-12-14 16:31:02 -06:00
Rose Thompson
a7f0aaa722 Added comments to finish store delay stall removal. 2023-12-13 20:35:13 -06:00
Rose Thompson
f3d43a7713 Progress on reducing store stall in d cache. 2023-12-13 15:34:21 -06:00
Rose Thompson
13bb5d845b On the way to solving the store delay hazard. 2023-12-13 10:39:01 -06:00
Rose Thompson
80336493f5 Cleaned up redundant ZICBOM/Z_SUPPORTED. 2023-11-29 15:20:49 -06:00
Rose Thompson
69653e5faa Fixed minor bug in the cbo hazard logic. 2023-11-27 23:38:53 -06:00
David Harris
d3ce683e06 Removed other unused signals from Verilog 2023-11-20 23:37:56 -08:00
David Harris
acc2db256f turn off IDIVONFPU when FSUPPORTED=0. Already checked in sim, but need it in synth too for feature sweep 2023-11-17 20:25:24 -08:00
David Harris
434d6b2c5c minfo test working again with mconfigptr for RV64 2023-10-15 06:41:52 -07:00
David Harris
e75ceb044f Improved tlb and controller coverage; fixed exclusions on broken lines 2023-08-31 00:27:47 -07:00
David Harris
f7b50f4721 Preparing to merge with CBO* changes 2023-08-25 18:41:03 -07:00
Ross Thompson
21129dde71 Fixed cbo instruction decode. 2023-08-18 11:32:30 -05:00
Ross Thompson
9dcc70d6c1 Updated the hazard logic for CMO operations. 2023-08-17 17:58:49 -05:00
Ross Thompson
12beada55b Fixed the privilege decoder bug which prevented the fpga linux boot. 2023-07-10 17:00:06 -05:00
David Harris
afe66d0ee4 Added prefetch instructions; sent cbo instructions to LSU 2023-07-02 10:55:35 -07:00
David Harris
723b8266cb Added prefetch signals 2023-07-02 10:06:58 -07:00
David Harris
482e4e6e92 Enhanced decoder to produce individual CMOpE output for the 4 CMO instructions 2023-07-02 09:35:05 -07:00
David Harris
b6ae5661b4 Added environment configuration control (menvcfg/senvcfg) of cbo instructions 2023-07-02 01:52:25 -07:00
David Harris
15314a9c9a Gated floating-point load/stores with STATUS_FS and added initial decoding for Cache Management Operations 2023-07-02 00:34:30 -07:00
David Harris
41e9f20943 improved decoder checking atomic and RW and MW and privileged instructions 2023-07-02 00:02:03 -07:00
David Harris
e34ef4d636 improved decoder checking atomic instructions 2023-07-01 23:10:57 -07:00
David Harris
d930be332e Improved instruction decoding for illegal floating-point loads/stores and fences 2023-07-01 22:48:04 -07:00
David Harris
c383407d5c Removed redundant and not-covered atomic check from StoreStallD 2023-06-16 16:05:53 -07:00
Ross Thompson
4428babda9 Merge branch 'main' of https://github.com/openhwgroup/cvw 2023-06-15 15:38:38 -05:00
Ross Thompson
85567841eb Merge branch 'testbench-params2' 2023-06-15 15:31:13 -05:00
David Harris
9e839988dc Gated MDU to save power; doesn't seem to have affected simulation time 2023-06-15 12:17:23 -07:00
David Harris
9f88848832 Bit manipulation comment cleanup 2023-06-15 12:16:46 -07:00
Ross Thompson
75b5c23edd Actually removed old `define configuration file for rv64gc. There were a lot of dangling problems. 2023-06-15 14:05:44 -05:00
David Harris
a62211bad1 Gated inputs to BMU when inactive to save power and simulation time 2023-06-15 11:56:59 -07:00
Ross Thompson
b8a243827b Found a whole bunch of files still using the old `define configurations. 2023-06-15 13:09:07 -05:00
Ross Thompson
60e87b08c4 Improved simulation speed by gating bitmanip zbc's clmul's X and Y inputs with BSelect != 11. Reduced simulation time from 3m45s to 2m35s. 2023-06-14 15:28:58 -05:00
Harshini Srinath
5f73c9727f Update shifter.sv 
Program clean up
 2023-06-12 12:23:45 -07:00
Harshini Srinath
0f36cbd830 Update regfile.sv 
Program clean up
 2023-06-12 12:21:25 -07:00
Harshini Srinath
f1cef043c6 Update ieu.sv 
Program clean up
 2023-06-12 12:19:04 -07:00
Harshini Srinath
304adcb9b0 Update extend.sv 
Program clean up
 2023-06-12 12:15:33 -07:00
Harshini Srinath
1d24a9c912 Update datapath.sv 
Program clean up
 2023-06-12 12:13:58 -07:00
Ross Thompson
052bc95966 More parameterization. Copied Lim. Still no slow down. 2023-05-24 14:49:22 -05:00
Ross Thompson
b91b54589e Updated a large number of the source files to use parameters rather than `defines. Based on Lim's work. So far there is no simulation slow down. 2023-05-24 14:05:44 -05:00
David Harris
a929656d9a Renamed byteUnit to byteop 2023-04-27 14:10:46 -07:00
Limnanthes Serafini
b3976daccd More cleanup 2023-04-13 21:34:50 -07:00