8068 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
David Harris	c7c12cc3a8	Fixed Lint issue on cacheLRU	2024-03-06 14:00:57 -08:00
David Harris	af1ecfc30d	Merge pull request #651 from ross144/main ... Updates to cache logic. Code quality improvements.	2024-03-06 13:45:01 -08:00
Rose Thompson	54c1d28c8b	Fixed missing case in the align AccesByteOffset Mux.	2024-03-06 15:43:55 -06:00
Rose Thompson	0d8c251fa4	Merge branch 'main' of https://github.com/openhwgroup/cvw	2024-03-06 15:35:34 -06:00
Rose Thompson	2f94be5e79	Revert "Optimized the align logic for loads." ... This reverts commit 1fd678b433.	2024-03-06 15:19:17 -06:00
Rose Thompson	57aab52dc2	Revert "Partially working optimized subwordwrite for misaligned." ... This reverts commit dac8fc16af.	2024-03-06 15:17:57 -06:00
Rose Thompson	9668fdd868	Revert "Closer to getting subword write misaligned working." ... This reverts commit 6a9c2d8dc4.	2024-03-06 15:16:43 -06:00
Rose Thompson	dce7de59a3	Revert "Non-ideal fix. Added new output from pma which indicates if the write shift should occur." ... This reverts commit 3714b2bf4a.	2024-03-06 15:16:37 -06:00
Rose Thompson	a48c16c0ef	Revert "Swapped to the more compact subwordreadmisaligned.sv." ... This reverts commit 1ece6f8eae.	2024-03-06 15:16:32 -06:00
Rose Thompson	f752b5dd37	Revert "Beginning subword cleanup." ... This reverts commit 7e1ea1e6d9.	2024-03-06 15:16:24 -06:00
Rose Thompson	a8024eee26	Revert "Updated subword misaligned." ... This reverts commit 69d31d50e2.	2024-03-06 15:16:16 -06:00
Rose Thompson	298028b119	Revert "Cleanup." ... This reverts commit 45c30267a5.	2024-03-06 15:16:03 -06:00
Rose Thompson	739e73ef81	Revert "Siginficant cleanup of subwordwritemisaligned." ... This reverts commit fbc18abaa0.	2024-03-06 15:15:58 -06:00
Rose Thompson	e7ec2bedd4	Revert "Simplifications of subword code." ... This reverts commit a402883115.	2024-03-06 15:15:51 -06:00
Rose Thompson	b64b883129	Revert "Removed duplicate endianswap." ... This reverts commit caac48b7f2.	2024-03-06 15:15:43 -06:00
Rose Thompson	5447159cfd	Revert "Cleanup." ... This reverts commit e84b7cc147.	2024-03-06 15:15:26 -06:00
Rose Thompson	e397191872	Merge pull request #649 from davidharrishmc/dev ... Further simplified subwordread muxing	2024-03-06 15:05:02 -06:00
Rose Thompson	3fa5faa6cf	Revert "Added sdc to pma allow shift." ... This reverts commit a2d5618d88.	2024-03-06 13:29:08 -06:00
Rose Thompson	2ea0134329	Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned." ... This reverts commit cba3209e7f.	2024-03-06 13:28:59 -06:00
Rose Thompson	068ffda5fb	Revert "Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned."" ... This reverts commit 8136b45ca7.	2024-03-06 13:28:47 -06:00
David Harris	e0eb91f795	Changed always @(posedge clk) to always_ff @(posedge clk) where it was omitted in several places	2024-03-06 11:02:04 -08:00
David Harris	b386331cc8	Changed '0 to 0 where possible per Chapter 4 style guidelines	2024-03-06 05:48:17 -08:00
David Harris	dd33479056	Switched to ?: for gating per section 4.2.4.3	2024-03-06 04:59:58 -08:00
David Harris	86956026dc	Further simplified subwordread muxing	2024-03-06 04:24:31 -08:00
David Harris	9f874e835f	Merge pull request #648 from kevindkim723/quadsubwordread_fix ... lsu supports quad enabled subwordreads	2024-03-06 04:06:50 -08:00
Kevin Kim	9d73e5bd0d	lsu supports quad enabled subwordreads	2024-03-05 17:07:39 -08:00
Rose Thompson	c093f53c9c	Merge branch 'main' of https://github.com/openhwgroup/cvw ... Cleaned up the cacheLRU.	2024-03-05 11:08:40 -06:00
Rose Thompson	d1a1345e4d	Merge pull request #644 from davidharrishmc/dev ... Synthesis fixes	2024-03-05 10:39:40 -06:00
Rose Thompson	e8e0538f6c	Changed to non-blocking in cacheLRU and removed clearing LRU bits on flush.	2024-03-05 10:33:47 -06:00
David Harris	1a0097f6e7	Further fdivsqrt simplification after starting Sqrt at iteration 0	2024-03-04 16:40:49 -08:00
David Harris	9c04df8f69	Merge branch 'main' of https://github.com/openhwgroup/cvw into dev	2024-03-04 16:04:24 -08:00
David Harris	2e31bf021c	Merge pull request #646 from kevindkim723/sqrtbugfix_USLC ... Square root R=4 K=2 bug fix	2024-03-04 16:04:14 -08:00
Rose Thompson	457d3481e7	How did this error get past for so long.	2024-03-04 17:58:41 -06:00
Rose Thompson	0222e8f42a	Don't want to clear the lru bits on invalidation (clearvalid).	2024-03-04 17:52:41 -06:00
Kevin Kim	10ab07975f	uslc comments	2024-03-04 14:31:21 -08:00
Kevin Kim	9b87a00698	sqrt mux lint fixes	2024-03-04 14:31:07 -08:00
Kevin Kim	587fdbdf8e	removed j1,j0 from iteration and put inside divider stage	2024-03-04 14:30:05 -08:00
Kevin Kim	7dec9cdf21	optimization in uslc	2024-03-04 10:46:16 -08:00
Kevin Kim	9c95cba865	remove sqrt cycle muxing	2024-03-03 18:51:10 -08:00
Kevin Kim	0ff59ff157	remove redundant mux	2024-03-03 13:00:20 -08:00
Kevin Kim	2547e4c6d1	divider still works with NF+2	2024-03-03 11:17:51 -08:00
Kevin Kim	c32173f163	changed U/C initialization to account for integer bit generation on divider stage for sqrt. Quick and dirty j1 logic fix	2024-03-03 10:30:18 -08:00
Kevin Kim	6c24afaf98	changed cycle count to account for integer bit generation for sqrt	2024-03-03 10:29:32 -08:00
Kevin Kim	c45d67f8ba	fdivsqrt changes	2024-03-02 20:29:03 -08:00
Kevin Kim	77ccc7b319	removed square root pre-process muxes	2024-03-02 15:55:34 -08:00
Rose Thompson	a22de45631	Removed unused storedelay from align.	2024-03-02 16:20:31 -06:00
Rose Thompson	8136b45ca7	Revert "Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned." ... This reverts commit cba3209e7f.	2024-03-02 11:55:43 -06:00
Rose Thompson	cba3209e7f	Trying an experiment. Use the less compact subwordreaddouble in the fpga synthesize rather than subwordreadmisaligned.	2024-03-02 11:38:33 -06:00
Rose Thompson	4c3d927474	Renamed CacheHit to Hit.	2024-03-01 11:00:24 -06:00
Rose Thompson	60f96112db	Moved the zero stage boot loader to the fpga directory.	2024-03-01 10:23:55 -06:00