Rose Thompson
|
8885c32f7c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-04-06 15:55:00 -05:00 |
|
David Harris
|
e8111da88a
|
Removed unused old regression-wally
|
2024-04-06 13:47:44 -07:00 |
|
David Harris
|
6b844a2e6e
|
Added GUI support and removed unused wave files
|
2024-04-06 13:43:06 -07:00 |
|
David Harris
|
3c855e3e90
|
Passing arguments to buildroot, not yet checking result correctly
|
2024-04-06 11:42:41 -07:00 |
|
David Harris
|
b3f007ec7f
|
Working on buildroot in regression
|
2024-04-06 11:11:22 -07:00 |
|
David Harris
|
ac9a21873d
|
Pass TEST to testbench with +TEST=<name> rather than -G TEST=<name> so that we don't have to recompile for every new test
|
2024-04-06 10:34:21 -07:00 |
|
David Harris
|
9ee7544d3c
|
TestFloat running; normal testbench broken
|
2024-04-06 09:28:07 -07:00 |
|
David Harris
|
4b19f6d542
|
testfloat running through wsim; moved lint, regression, wsim to bin directory so we don't need ./
|
2024-04-06 08:22:39 -07:00 |
|
slmnemo
|
d107a42e8c
|
Replaced rewrite command with system rm command for uart file. Fixed comment on line 573
|
2024-04-05 21:39:41 -07:00 |
|
slmnemo
|
2fcae601a9
|
Replaced funky rewrite call with file removal
|
2024-04-05 20:59:08 -07:00 |
|
David Harris
|
7b56809323
|
wsim runs a Questa sim
|
2024-04-05 19:08:14 -07:00 |
|
slmnemo
|
3ee25c8936
|
Merged testbench changes
|
2024-04-05 17:20:03 -07:00 |
|
slmnemo
|
5378b61eb2
|
Added UART output file buildroot_uart.out for Linux test 'buildroot'.
|
2024-04-05 17:18:03 -07:00 |
|
Rose Thompson
|
23e51e7277
|
starting on functional coverage for fence.i.
|
2024-04-04 15:44:57 -05:00 |
|
David Harris
|
ccd0e9cd0c
|
Clean up testbench-fp for Verilator
|
2024-04-03 17:26:41 -07:00 |
|
David Harris
|
ae8d581f4e
|
Started implementing Verilator for testfloat
|
2024-04-03 17:09:19 -07:00 |
|
Divya2030
|
aa6eacbce5
|
Merge branch 'openhwgroup:main' into main
|
2024-04-03 10:40:30 -07:00 |
|
Divya2030
|
135f3b6f8f
|
vcs testbench
|
2024-04-03 10:39:02 -07:00 |
|
David Harris
|
8755966f50
|
Incorporated Kunlin's Verilator hack so testbench runs 110x faster. Isolated within ifdef VERILATOR to make it easier to remove when Verilator issue 4967 is resolved
|
2024-04-03 07:23:02 -07:00 |
|
David Harris
|
8741b01818
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-04-03 06:51:24 -07:00 |
|
David Harris
|
929eb0430c
|
Testbench uses posedge control signals to speed up Verilator
|
2024-04-03 06:51:18 -07:00 |
|
Rose Thompson
|
c11d7ea55e
|
Fixed bug in the testbench which did not allow external memory to work correctly.
|
2024-04-01 10:59:40 -05:00 |
|
Rose Thompson
|
4a7c16990f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-03-28 13:45:12 -05:00 |
|
Rose Thompson
|
35eba468f7
|
Removed unused testbench-xcelium.sv.
|
2024-03-28 13:43:26 -05:00 |
|
Rose Thompson
|
b87cdd49a3
|
Merge pull request #690 from davidharrishmc/dev
fcvt.h.l fixes, removed delays
|
2024-03-28 13:42:41 -05:00 |
|
Rose Thompson
|
081cf5be55
|
Fixed the CacheHit logger bug.
|
2024-03-28 13:40:01 -05:00 |
|
David Harris
|
4eb7de7381
|
Removed Zfh tests from wally-riscv-arch-test now that they are available in riscv-arch-test
|
2024-03-26 13:58:59 -07:00 |
|
David Harris
|
0caab3c0c9
|
Removed delays from cacheLRU and testbench
|
2024-03-25 12:20:25 -07:00 |
|
David Harris
|
690338b758
|
Incorporated fixed fcvt.h.l* instructions; they now run in the testbench
|
2024-03-25 06:08:27 -07:00 |
|
Jordan Carlin
|
d580d7af5d
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-03-23 17:56:23 -07:00 |
|
Jordan Carlin
|
fd97108dc3
|
Update testbench-fp to support Zfa in FPU modules
|
2024-03-23 17:55:59 -07:00 |
|
David Harris
|
bae52cf13d
|
Merge pull request #678 from Karl-Han/latest
[Resolved Conflict] Remove all #delay from non-testbench
|
2024-03-23 15:18:04 -07:00 |
|
Kunlin Han
|
22b59138f0
|
Remove all #delay from non-testbench.
|
2024-03-16 11:20:32 -07:00 |
|
David Harris
|
b4a914a6e3
|
Commented out fcvt.h.l tests that don't run on fh_arch64gc arch64zfh; added testbench feature to print when the program jumps to address 0, presumably a bad trap handler
|
2024-03-14 21:53:30 -07:00 |
|
David Harris
|
9ff9f9e0ae
|
Updated wally-riscv-arch-test to be able to compile zfh and zfa tests. This caused a change in startup code, so certain reference_output results needed to change to compensate. Also commented out fcvtmod test in Zfa that fails because Sail produces the wrong expected value.
|
2024-03-14 19:03:57 -07:00 |
|
Kunlin Han
|
8c67a76912
|
Remove all #delay from non-testbench.
|
2024-03-13 10:31:40 -07:00 |
|
David Harris
|
9a1fdba077
|
Added more Zbkb tests shared with Zbb
|
2024-03-10 22:24:16 -07:00 |
|
David Harris
|
2580d37fc0
|
ZK cleanup, check no LLEN > XLEN without D$, add half and quad float load/store to instruction name decoder
|
2024-03-10 22:03:57 -07:00 |
|
Rose Thompson
|
3cf6a19729
|
Merge branch 'main' into main
|
2024-03-10 10:48:21 -05:00 |
|
Rose Thompson
|
e870e8137b
|
Finished Wally rvvi tracer.
|
2024-03-08 09:16:30 -06:00 |
|
Rose Thompson
|
24dffa39d5
|
Yay. David and I got our first Quad load/store instructions working!
|
2024-03-07 12:48:52 -06:00 |
|
David Harris
|
b386331cc8
|
Changed '0 to 0 where possible per Chapter 4 style guidelines
|
2024-03-06 05:48:17 -08:00 |
|
KelvinTr
|
01c45ab9d7
|
Fixed K extension changes
|
2024-02-28 17:05:08 -06:00 |
|
David Harris
|
9ba35991e3
|
Finished FPU coverage
|
2024-02-15 20:01:28 -08:00 |
|
Rose Thompson
|
6921bb265a
|
Removed old testbenches.
|
2024-02-07 16:04:28 -06:00 |
|
Rose Thompson
|
83dc9cd926
|
More cleanup.
|
2024-02-07 15:53:40 -06:00 |
|
Rose Thompson
|
0d008c9281
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
Plus major cleanup of wally-batch.do
|
2024-02-07 15:44:38 -06:00 |
|
Rose Thompson
|
2acbc95b72
|
Partially got linux imperas boot working in the main testbench.
|
2024-02-07 15:38:18 -06:00 |
|
Rose Thompson
|
7f3877f076
|
Finally have buildroot running in the main testbench!
|
2024-02-07 11:23:46 -06:00 |
|
David Harris
|
e7364290e3
|
Restored instead of in testbench because prevents coverage analysis. Improved FPU coverage
|
2024-02-07 06:27:53 -08:00 |
|
David Harris
|
5bde0db64b
|
Added ZFH FMA tests from https://github.com/riscv-non-isa/riscv-arch-test/pull/367
|
2024-02-07 04:55:29 -08:00 |
|
Rose Thompson
|
812c169132
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-02-06 22:07:09 -06:00 |
|
Rose Thompson
|
5ab88a5daa
|
Updated to simplify configOptions.
|
2024-02-06 22:07:06 -06:00 |
|
David Harris
|
d71efedab5
|
Merge pull request #619 from ross144/main
Merged all regression tests except imperas linux boot into testbench.sv.
|
2024-02-06 16:19:42 -08:00 |
|
Rose Thompson
|
da65928f04
|
Fixed issue with branch deriv configs.
|
2024-02-06 16:07:41 -06:00 |
|
David Harris
|
dfee790ad7
|
Fixed derivative generation when derivs don't already exist. Fixed lint to print success when no failures. Added Zfh fma tests. Some fp tests not running yet.
|
2024-02-06 12:35:56 -08:00 |
|
Rose Thompson
|
58580445ab
|
Only output instruction count when the csrs are implemented.
|
2024-02-05 14:42:27 -06:00 |
|
Rose Thompson
|
8b5970fdc4
|
Buildroot now reports every 100K instructions as before.
|
2024-02-05 13:19:48 -06:00 |
|
Rose Thompson
|
c9176f108e
|
Fixed paths to buildroot objdump label and addr files.
|
2024-02-05 13:09:31 -06:00 |
|
Rose Thompson
|
17380a68d5
|
Moved buildroot testbench to the main testbench.
However I don't have a positive control or negative indicator to
say when the test completes or passes.
|
2024-02-05 13:03:48 -06:00 |
|
Rose Thompson
|
44e87f3e3e
|
First cut at removing the linux testbench and merging build root into the main testbench.
|
2024-02-05 12:46:14 -06:00 |
|
David Harris
|
66c1c71a56
|
Coverage improvements
|
2024-02-04 18:56:40 -08:00 |
|
David Harris
|
4e376680be
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-02-04 09:34:48 -08:00 |
|
Jordan Carlin
|
0312476fb3
|
Update tlb camline ASID coverage to use single file
|
2024-02-03 09:48:57 -08:00 |
|
David Harris
|
fd5e492b2a
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-02-01 20:47:20 -08:00 |
|
Jordan Carlin
|
8633f263a2
|
Complete coverage of tlb camlines in IFU
|
2024-02-01 20:41:05 -08:00 |
|
David Harris
|
efdc571f59
|
Removed redundant assertion
|
2024-02-01 20:14:40 -08:00 |
|
Rose Thompson
|
d59daf9a6f
|
Fixed odd bug in the testbench which wasn't skipping signature check for coverage tests.
|
2024-02-01 12:22:28 -06:00 |
|
David Harris
|
49714cb282
|
Fixed assertions to throw fatal error, improved nightly regression to have passing cases
|
2024-01-31 21:39:18 -08:00 |
|
David Harris
|
111f592613
|
factor divsqrt out of floating-point test cases to run on more derived configs
|
2024-01-31 14:52:15 -08:00 |
|
David Harris
|
bf7e20e846
|
IEEE754 derivatives for testfloat
|
2024-01-30 09:49:27 -08:00 |
|
James E. Stine
|
0d9e2fdf60
|
update Boolean logic for all testing for divide
|
2024-01-29 17:37:35 -06:00 |
|
James E. Stine
|
95a97faf3f
|
Fixes testbench issues in testing against all vectors. Still a bug in ui32_to_f16_rz.sv - but will fix. Some things can be optimized. Overall, adds a FSM to test things more effectively. Actually is faster than previously as it assumed everything took the same number of cycles. Again, some things can be optimized
|
2024-01-29 16:46:34 -06:00 |
|
David Harris
|
171430a695
|
FPU and PMP tests
|
2024-01-21 14:41:22 -08:00 |
|
David Harris
|
17c9be7695
|
Cleanup typos, remove Zicond from riscof until it is working
|
2024-01-18 21:36:52 -08:00 |
|
David Harris
|
74b242ce5c
|
Partial implementation of fcvtmod.w.d; flags disagree in one case where Sail might be wrong, and result 134 is wrong because of overflow
|
2024-01-17 12:25:06 -08:00 |
|
David Harris
|
4cfc86140c
|
Zfa fmvh complete and passing tests:
|
2024-01-17 06:18:00 -08:00 |
|
David Harris
|
07e7e02241
|
Coded Zfa fmvp but no tests exist
|
2024-01-16 21:26:42 -08:00 |
|
David Harris
|
8654375f26
|
Zfa fminm/fmaxm/fltq/fleq implemented and tested
|
2024-01-16 20:03:54 -08:00 |
|
David Harris
|
0588d611ea
|
Zfa fli support working for F and D
|
2024-01-16 17:27:40 -08:00 |
|
David Harris
|
1a77c08f6e
|
Fixed issues 575 and 477 about FPU tests failing when Zfh = 1.
|
2024-01-16 10:46:44 -08:00 |
|
David Harris
|
0d56a281b9
|
Cleaned up indentation in testbench-fp
|
2024-01-15 13:25:46 -08:00 |
|
David Harris
|
da4eca4854
|
Tested Zfh support using unreleased version of risch-arch-test Zfh tests. Fixed two bugs in fmv to/from int.
|
2024-01-15 13:24:57 -08:00 |
|
David Harris
|
9e78a7e290
|
Incorporated jstine fixes of FPU special case and testbench for conversion
|
2024-01-15 07:25:08 -08:00 |
|
David Harris
|
6226c3db96
|
Revert "Fixes for Issue #541"
|
2024-01-12 07:50:13 -08:00 |
|
James E. Stine
|
dbe8394651
|
Update testbench-fp.sv to check result and flags for cvtint and cmp. This addresses fix for Issue #541. It also adds a temporary fix to avoid issues between tests. This will be fixed in an upcoming push where we use scanf instead of readmemh to help keep compatibility with Verilator. Additional testing is needed of new testbench-fp.sv before can push in new tb with scanf
|
2024-01-12 00:32:18 -06:00 |
|
David Harris
|
9eb6d9c8b8
|
Added Zicond support
|
2024-01-11 07:37:15 -08:00 |
|
James E. Stine
|
828d6bc619
|
more optimized check on Issue #546
|
2024-01-09 09:22:39 -06:00 |
|
James E. Stine
|
cfb27de8a3
|
Fix Issue #541 where FlagMatch was not added which I forgot (apologies)
|
2024-01-09 08:57:41 -06:00 |
|
James E. Stine
|
f91b749f91
|
Fix typo missed with === on Issue #541
|
2024-01-08 22:01:52 -06:00 |
|
James E. Stine
|
79d7bb60ea
|
Address Issue #541 where CVTINT or CMP in testfloat were not checked. The solution was to check inside the nested for loop. This was done to avoid issue related to the values changing between each cvtint or subsequent operation
|
2024-01-08 21:28:47 -06:00 |
|
David Harris
|
d93684be21
|
Verilate running (slowly)
|
2024-01-07 21:30:33 -08:00 |
|
David Harris
|
7cd02351d9
|
Updated testbench to count size of signature without searching for x. Now runs with Verilator.
|
2024-01-07 09:00:19 -08:00 |
|
David Harris
|
caedab679a
|
Rewrote testbench to count signature entries rather than looking for x; this will facilitate Verilator which does not use x
|
2024-01-07 07:14:12 -08:00 |
|
David Harris
|
34f97201ee
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-06 08:19:56 -08:00 |
|
David Harris
|
167e061a1c
|
Fixed truncated begin_signature in testbench
|
2024-01-06 08:19:46 -08:00 |
|
Rose Thompson
|
ab07d64195
|
Fixes coremark. Maybe works with verilator.
|
2024-01-06 00:41:57 -06:00 |
|
David Harris
|
ed623f1a71
|
Fixed unsupported riscof YAML string; preparing for Verilator -G testcase
|
2024-01-05 20:06:21 -08:00 |
|
David Harris
|
d229dc06ee
|
Coverage improvements; remove incorrect logic checking NAPOT nonleaf PTE
|
2024-01-02 00:35:17 -08:00 |
|
David Harris
|
52b6d1d163
|
restored tlbNAPOT coverage tests
|
2023-12-31 09:55:58 -08:00 |
|