Kunlin Han
|
cde284d003
|
Fix the problem of missing sim/verilator/wkdir
|
2024-04-30 10:48:42 -07:00 |
|
David Harris
|
8f0c68373e
|
Verilator fulladder example improvmeents
|
2024-04-28 22:08:00 -07:00 |
|
David Harris
|
1274ec55af
|
Resolved merge conflict
|
2024-04-26 16:15:23 -07:00 |
|
Quswar Abid
|
f999ccadf4
|
/cad/mentor/questa_sim-2023.4/questasim is fixed, relative paths to design and testbench files are fixed, and RISCV-DV submodule is updated back to the latest commit on master branch
|
2024-04-26 15:55:39 -07:00 |
|
David Harris
|
5d97858806
|
Moved functional coverage files to sim/questa and to tests/riscvdv
|
2024-04-24 11:46:38 -07:00 |
|
David Harris
|
5f3676dfd7
|
Merge pull request #753 from quswarabid/riscvdv_bringup
RISCVDV bringup - Coverage Collection on RISCVISACOV
|
2024-04-24 09:47:34 -07:00 |
|
Quswar Abid
|
7b441d2881
|
Bringup of RISCV-DV to collect functional coverage - Update to track RV64IMAFDC_Zicsr related coverpoints from riscvISACOV
|
2024-04-23 18:20:29 -07:00 |
|
David Harris
|
0dc2c7d16a
|
Fixed deriv path in Verilator makefile
|
2024-04-23 10:19:08 -07:00 |
|
David Harris
|
f9eec8c43f
|
Merged wsim changes
|
2024-04-22 13:11:35 -07:00 |
|
Kunlin Han
|
9be0303493
|
Add support for dumping vcd.
|
2024-04-22 13:03:51 -07:00 |
|
David Harris
|
cc236bdb25
|
Resolved merge conflicts
|
2024-04-22 12:16:06 -07:00 |
|
Kunlin Han
|
c134b712c4
|
Merge branch 'main' into verilator
|
2024-04-22 11:35:18 -07:00 |
|
Kunlin Han
|
c383bef1ad
|
Run verilator configurations and testsuites in different folders.
|
2024-04-22 11:32:46 -07:00 |
|
David Harris
|
45196a9959
|
ignore VCS junk files
|
2024-04-21 19:49:55 -07:00 |
|
David Harris
|
00a1c0fc57
|
Fixed WALLY/RISCV paths in testbench/rom1p1r; search log files for warnings and errors
|
2024-04-21 00:02:15 -07:00 |
|
David Harris
|
fd6a6b2249
|
environment variable cleanup
|
2024-04-20 22:52:08 -07:00 |
|
David Harris
|
a1876b1e7c
|
script cleanup
|
2024-04-20 17:22:31 -07:00 |
|
David Harris
|
571b67f565
|
Merging PR738
|
2024-04-20 17:15:17 -07:00 |
|
slmnemo
|
6458fa5642
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into linux_nightly
|
2024-04-20 14:46:35 -07:00 |
|
David Harris
|
3cb5cd0cb1
|
simulator cleanup
|
2024-04-20 14:12:55 -07:00 |
|
David Harris
|
c8e7a6990d
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-04-20 11:44:27 -07:00 |
|
David Harris
|
bf2f6859e4
|
Changed Verilog makefile to print transcript to stdout by default like Questa; redirected to logfile elsewhere
|
2024-04-20 11:27:54 -07:00 |
|
David Harris
|
84e8d86d2a
|
Merge pull request #739 from Karl-Han/deriv_support
Add extra path to search for deriv/buildroot
|
2024-04-20 11:23:54 -07:00 |
|
slmnemo
|
2b0cf90a99
|
Merged with merge conflict
|
2024-04-17 10:47:28 -07:00 |
|
Kunlin Han
|
91a88fa46c
|
Update sim/verilator/Makefile with more comments and merging variables.
|
2024-04-17 09:52:54 -07:00 |
|
Kunlin Han
|
392eedb342
|
Update sim/verilator/Makefile with constants for simplicity.
|
2024-04-16 18:54:11 -07:00 |
|
Kunlin Han
|
6f6b1fd1fd
|
Add extra path to search for deriv/buildroot.
|
2024-04-16 18:45:21 -07:00 |
|
slmnemo
|
554f818a8c
|
Fixed wave.do to match new conditional generate block names
|
2024-04-16 14:43:38 -07:00 |
|
Rose Thompson
|
dd3460c1a9
|
Fixed makefile and regression-wally so that code coverage now works.
|
2024-04-16 15:44:42 -05:00 |
|
Rose Thompson
|
1eb1beed95
|
Fixed merge conflict bug in the last pull request.
|
2024-04-16 10:32:24 -05:00 |
|
Rose Thompson
|
9fe86712d8
|
Merge branch 'main' into wsim_verilator
|
2024-04-16 09:07:50 -05:00 |
|
David Harris
|
160162c98a
|
Merge pull request #728 from Karl-Han/verilator_getenv
Add support for getenvval as wrapper for Verilator's getenv
|
2024-04-15 17:55:34 -06:00 |
|
slmnemo
|
4b80457f3e
|
Fixed issue with Verilator hierarchical referencing by changing module names, moved run-imperas-linux to correct directory
|
2024-04-12 21:58:20 -07:00 |
|
Kunlin Han
|
7b5972ea82
|
Merge branch 'verilator_getenv' into wsim_verilator
|
2024-04-12 15:27:09 -07:00 |
|
Kunlin Han
|
4d9de94029
|
Add support for getenvval as wrapper for Verilator's getenv.
|
2024-04-12 14:59:04 -07:00 |
|
Kunlin Han
|
a55bb01d1d
|
Update README and put logs in the right places.
|
2024-04-11 20:16:55 -07:00 |
|
Kunlin Han
|
e25177cf4c
|
Add verilator support for wsim.
|
2024-04-11 20:02:20 -07:00 |
|
slmnemo
|
90040a6a21
|
Added extra path to run-imperas-linux.sh to match new questa directory with .do files
|
2024-04-09 16:13:31 -07:00 |
|
Rose Thompson
|
bb072fba84
|
Fixed the buildroot issue.
|
2024-04-06 18:25:53 -05:00 |
|
Rose Thompson
|
d0d1166e3f
|
Got the separation of the -G and +variable arguments in the questa do file.
regression still runs.
|
2024-04-06 18:04:48 -05:00 |
|
Rose Thompson
|
cdcff9d368
|
Updated sim-wally to work with new run scripts.
|
2024-04-06 16:32:07 -05:00 |
|
Rose Thompson
|
46fdfde7ec
|
Removed unnecessary display from testbench.
|
2024-04-06 16:10:18 -05:00 |
|
David Harris
|
c73a48cf22
|
Removed unused wave-dos
|
2024-04-06 13:52:13 -07:00 |
|
David Harris
|
e8111da88a
|
Removed unused old regression-wally
|
2024-04-06 13:47:44 -07:00 |
|
David Harris
|
6b844a2e6e
|
Added GUI support and removed unused wave files
|
2024-04-06 13:43:06 -07:00 |
|
David Harris
|
3c855e3e90
|
Passing arguments to buildroot, not yet checking result correctly
|
2024-04-06 11:42:41 -07:00 |
|
David Harris
|
ac9a21873d
|
Pass TEST to testbench with +TEST=<name> rather than -G TEST=<name> so that we don't have to recompile for every new test
|
2024-04-06 10:34:21 -07:00 |
|
David Harris
|
347df26713
|
Fixed regression running; buildroot pending
|
2024-04-06 09:46:56 -07:00 |
|
David Harris
|
9ee7544d3c
|
TestFloat running; normal testbench broken
|
2024-04-06 09:28:07 -07:00 |
|
David Harris
|
4b19f6d542
|
testfloat running through wsim; moved lint, regression, wsim to bin directory so we don't need ./
|
2024-04-06 08:22:39 -07:00 |
|