Ross Thompson
|
6f9e21d61b
|
Improved comment.
|
2022-12-23 15:13:15 -06:00 |
|
Ross Thompson
|
a2de53aeeb
|
Reverted to naming IFUStallD to IFUStallF and LSUStallW to LSUStallM. These are generated in the F and M stage.
Generate WFIStallM in the privileged unit rather than generate in hazard.
Cleaned up the hazard cause logic to be consistent across all causes.
|
2022-12-23 15:10:37 -06:00 |
|
Ross Thompson
|
fe9361de34
|
Removed XEnE, YEnE, and ZEnE from forward logic.
Cleanup comments.
|
2022-12-23 14:27:03 -06:00 |
|
Ross Thompson
|
af9afafdae
|
Cleanup floating point hazard logic.
|
2022-12-23 14:21:47 -06:00 |
|
Ross Thompson
|
b4c7998ded
|
DON'T USE. First commit in attempt to move fpustall detection into the decode stage.
|
2022-12-23 12:47:18 -06:00 |
|
Ross Thompson
|
f6f66cb79e
|
Removed ZForwardEnE and replaced with ZEnE.
Similar for YForwardEnE.
|
2022-12-23 12:27:51 -06:00 |
|
Ross Thompson
|
ca67e5588d
|
Removed unnecessary stall when MatchDE was driven 1 by RdE == 0.
|
2022-12-23 11:45:42 -06:00 |
|
David Harris
|
f038494760
|
Commented out fdiv early termination - broke fsqrt test
|
2022-12-23 00:58:55 -08:00 |
|
David Harris
|
e061bacc9d
|
Fixed early termination on fdivsqrt
|
2022-12-23 00:53:55 -08:00 |
|
David Harris
|
0505f1fd37
|
Moved InstrValidNotFLushed to csr including InstrValidM
|
2022-12-23 00:27:44 -08:00 |
|
David Harris
|
3b1fe78bdc
|
Removed unused StallW from CSRs
|
2022-12-23 00:21:36 -08:00 |
|
David Harris
|
9e21358d75
|
Removed unused signals from FPU
|
2022-12-23 00:18:39 -08:00 |
|
David Harris
|
0a7ed944a5
|
Revert to 98b824
|
2022-12-22 23:58:14 -08:00 |
|
David Harris
|
56312cd0a6
|
Clean up unused FPU signals
|
2022-12-22 23:53:09 -08:00 |
|
David Harris
|
4d509f94ec
|
FDIV merge
|
2022-12-22 23:03:03 -08:00 |
|
David Harris
|
2d72bed1f4
|
Removed unused signals in FPU and CSR
|
2022-12-22 22:59:05 -08:00 |
|
Ross Thompson
|
98b824c4c4
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-12-22 22:51:33 -06:00 |
|
Ross Thompson
|
2cc4d66ded
|
Renamed IFU and LSU stalls.
|
2022-12-22 21:56:33 -06:00 |
|
Ross Thompson
|
03021765a6
|
The LSU is properly using FlushW rather than TrapM.
|
2022-12-22 21:47:34 -06:00 |
|
Ross Thompson
|
3b791b768a
|
Success we've replaced TrapM with FlushD in the IFU.
|
2022-12-22 21:36:49 -06:00 |
|
Ross Thompson
|
e0e92952c3
|
Partial cleanup for BP.
|
2022-12-22 20:33:38 -06:00 |
|
Ross Thompson
|
206bc7daa6
|
Closing in on icache flushed by FlushD rather than TrapM.
|
2022-12-22 20:19:09 -06:00 |
|
Ross Thompson
|
b1475df5e1
|
Wavefile updates.
|
2022-12-22 19:45:02 -06:00 |
|
Kip Macsai-Goren
|
ffae1c5ee6
|
added fs=00 to status fp enabled test
|
2022-12-22 15:15:53 -08:00 |
|
Kip Macsai-Goren
|
a768d70093
|
Added status.tvm bit test that passes make and regression
|
2022-12-22 14:43:22 -08:00 |
|
Kip Macsai-Goren
|
7aadf50f26
|
updated trap handler alignemnts to 64 bytes in priv tests
|
2022-12-22 14:23:04 -08:00 |
|
Ross Thompson
|
41fe876e7a
|
First pass at resolving ifu flush on trap rather than FlushD.
|
2022-12-22 15:53:06 -06:00 |
|
David Harris
|
d4bedca1bf
|
Code cleanup
|
2022-12-22 10:04:50 -08:00 |
|
cturek
|
ccbad67497
|
Added negative-result int diviison support in U and UM registers. 13 tests pass!
|
2022-12-22 16:25:37 +00:00 |
|
cturek
|
1b7ed72ece
|
Moved swap from qslc to otfc
|
2022-12-22 15:44:50 +00:00 |
|
cturek
|
3574bedb08
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-12-22 05:45:00 +00:00 |
|
cturek
|
80ca75e216
|
Added ForwardedSrcAM to postprocessor. Now passing 8 tests on rv32gc.
|
2022-12-22 05:44:55 +00:00 |
|
David Harris
|
c42967f5c6
|
XMerge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-12-21 20:39:38 -08:00 |
|
Ross Thompson
|
c8c73f47d2
|
CacheEn enables reading or writing the cache memory arrays. This is only disabled if we have a stall while in the ready state and we don't have a cache miss. This is a cache hit, but we are stalled.
|
2022-12-21 22:13:05 -06:00 |
|
cturek
|
0b4d81bd4a
|
worked out some bugs with int div cycles
|
2022-12-22 02:22:01 +00:00 |
|
cturek
|
c3fdc0ab23
|
Renamed signals to E and M stages, forwarded preprocessed n to fsm
|
2022-12-22 00:43:27 +00:00 |
|
Ross Thompson
|
84f8d9953f
|
Updated cache fsm names to match book.
|
2022-12-21 16:49:53 -06:00 |
|
Ross Thompson
|
d72cf65809
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally
|
2022-12-21 16:13:09 -06:00 |
|
Ross Thompson
|
e7a44d8975
|
Changed GatedStallF to GatedStallD.
|
2022-12-21 16:12:55 -06:00 |
|
David Harris
|
d0a3e939e3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-12-21 14:12:25 -08:00 |
|
David Harris
|
8bc753a291
|
Added assertion about atomics needing caches
|
2022-12-21 13:57:28 -08:00 |
|
Ross Thompson
|
e5f7e68d31
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally
|
2022-12-21 14:57:19 -06:00 |
|
Ross Thompson
|
b7224cc5ba
|
Updated fpga constraints.
|
2022-12-21 14:50:01 -06:00 |
|
cturek
|
0c30ecf86d
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-12-21 20:41:38 +00:00 |
|
David Harris
|
6d46261350
|
comment cleanup
|
2022-12-21 12:39:09 -08:00 |
|
David Harris
|
c7f3aae084
|
Only delegated bits of SIP are readable
|
2022-12-21 12:32:49 -08:00 |
|
cturek
|
ab71962dc0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-12-21 19:35:57 +00:00 |
|
cturek
|
c479b9f112
|
fixed normshift calculations
|
2022-12-21 19:35:47 +00:00 |
|
David Harris
|
5ef3a1d371
|
git push
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-12-21 11:31:27 -08:00 |
|
David Harris
|
e327d70cdc
|
Removed unused FPU signals
|
2022-12-21 11:31:22 -08:00 |
|