slmnemo
|
5a6eae214a
|
?
|
2022-06-09 17:50:47 -07:00 |
|
DTowersM
|
9e2d80764d
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-10 00:38:07 +00:00 |
|
DTowersM
|
dd34f25ffd
|
changed DCACHE_LINELENINBITS and ICACHE_LINELENINBITS to 512, had to modigy the wfi test to increase timee before interupt to mantain compatability
|
2022-06-10 00:37:53 +00:00 |
|
slmnemo
|
3e8d3bae88
|
Changes made on 9th Jun
|
2022-06-09 17:33:51 -07:00 |
|
slmnemo
|
4ff105f18c
|
Fixed lint error
|
2022-06-09 17:22:04 -07:00 |
|
David Harris
|
c836f37a08
|
New RAM for further testing
|
2022-06-09 23:50:43 +00:00 |
|
stineje
|
470c0552f8
|
Update integer division for r4 and qslc_r4a2.c
|
2022-06-09 16:45:13 -05:00 |
|
David Harris
|
dd4fa7c682
|
qslc_r4a2 generator
|
2022-06-09 17:26:47 +00:00 |
|
slmnemo
|
0d04751c77
|
Fixed error when doing uncached accesses where HTRANS was always 2
|
2022-06-08 18:58:07 -07:00 |
|
slmnemo
|
81d373c7ab
|
Fixed error related to bus being unable to complete a line write after a memory read followed by an idle and cachewrite request.
|
2022-06-08 17:34:02 -07:00 |
|
Madeleine Masser-Frye
|
0e64494e46
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-06-09 00:08:15 +00:00 |
|
Madeleine Masser-Frye
|
5522adc922
|
restored functionality of makeCoefTable()
|
2022-06-09 00:07:51 +00:00 |
|
Madeleine Masser-Frye
|
a58a756076
|
added one bit muxes for data critical synths
|
2022-06-09 00:06:12 +00:00 |
|
Madeleine Masser-Frye
|
310f55b6b7
|
added false path for data critical muxes
|
2022-06-09 00:05:38 +00:00 |
|
slmnemo
|
11924bdd9b
|
Fixed error where MEMREAD would go into INSTRREAD even when no INSTRREAD was pending
|
2022-06-08 15:59:15 -07:00 |
|
slmnemo
|
e17ee3073e
|
Fixed ifu displaying LSU bus state in wave.do
|
2022-06-08 15:30:32 -07:00 |
|
slmnemo
|
315c2f0669
|
Working version: Fixed error where Word count would always increment even without AHB to bus ACK
|
2022-06-08 15:29:32 -07:00 |
|
slmnemo
|
054cf5f7b0
|
Reworked AHB fsm to support one cycle latency read and writes, renamed key signals to better reflect their use, and fixed HTRANS errors
|
2022-06-08 15:03:15 -07:00 |
|
DTowersM
|
2064f1798a
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-08 17:27:23 +00:00 |
|
DTowersM
|
eda8bb732b
|
Added my name to the makefile
|
2022-06-08 17:27:16 +00:00 |
|
DTowersM
|
6402b2dec4
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-08 16:28:18 +00:00 |
|
DTowersM
|
6944996329
|
added #1 delays to Stalls and Flushes in hazard unit
|
2022-06-08 16:28:09 +00:00 |
|
slmnemo
|
284e0395a0
|
Merge branch 'main' into cacheburstmode
|
2022-06-08 02:21:33 +00:00 |
|
slmnemo
|
2d76953d42
|
Added lock signal to ensure AHB speaks with the right bus
|
2022-06-08 02:19:21 +00:00 |
|
David Harris
|
5240bd1c90
|
Modified RAM for single-cycle latency
|
2022-06-08 02:06:00 +00:00 |
|
David Harris
|
3c8eafc8ee
|
Cleaned bram interface
|
2022-06-08 01:39:44 +00:00 |
|
David Harris
|
9e5ab4d378
|
Added ahbapbbridge and cleaning RAM
|
2022-06-08 01:31:34 +00:00 |
|
DTowersM
|
a190342b8a
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-07 23:58:58 +00:00 |
|
DTowersM
|
02a424d65b
|
modified testbench.sv- now works with coremark
|
2022-06-07 23:58:50 +00:00 |
|
DTowersM
|
e324db71b4
|
cleaned up the <begin_signature> code, now works for code bases larger than 0x10000000
|
2022-06-07 23:27:54 +00:00 |
|
slmnemo
|
6d36150c3d
|
Fixed off-by-one error in busdp capture
|
2022-06-07 19:36:39 +00:00 |
|
Madeleine Masser-Frye
|
c46fbf2260
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-06-07 18:31:54 +00:00 |
|
Madeleine Masser-Frye
|
659449256a
|
fixed importing of area-optimized synths, overlayed them on PPA plots, accounted for mux outliers, fixed flop adjustments
|
2022-06-07 18:31:49 +00:00 |
|
slmnemo
|
73e0c1c07f
|
Reworked bus to handle burst interfacing
|
2022-06-07 11:22:53 +00:00 |
|
DTowersM
|
df330961b8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-07 06:03:19 +00:00 |
|
DTowersM
|
590cf243bb
|
added support for 64 bit rv tests
|
2022-06-07 06:02:23 +00:00 |
|
DTowersM
|
3e30a4ad22
|
simplified makefile. Now can call modelsim to run embench runs. Additionally added spike builds to be able to run the embench tests on spike. typing make now builds all necessary files and starts the simulator on the embench
|
2022-06-06 22:39:22 +00:00 |
|
Katherine Parry
|
cfcaddf8aa
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-06 16:06:54 +00:00 |
|
Katherine Parry
|
8fa0fc4229
|
fma synth warnings and errors removed
|
2022-06-06 16:06:04 +00:00 |
|
Ross Thompson
|
882f174553
|
Modified debugger for updated rtl.
|
2022-06-04 14:39:55 -05:00 |
|
slmnemo
|
7f70655113
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-06-03 18:56:29 -07:00 |
|
slmnemo
|
3fe78c9084
|
Fixed recurrent issue with testbench where it would never stop
|
2022-06-03 18:56:24 -07:00 |
|
cturek
|
afdfe770fc
|
Added integer division in srt, parametrized everything to work with integers and floating points, parametrized testbench.
|
2022-06-04 00:14:10 +00:00 |
|
Madeleine Masser-Frye
|
411243f335
|
added area, leakage, energy, adjustment by adder width (N/32)
|
2022-06-03 23:51:34 +00:00 |
|
Madeleine Masser-Frye
|
8c84d5fdc7
|
added combined process regression line
|
2022-06-03 22:53:03 +00:00 |
|
Madeleine Masser-Frye
|
55f3c479e6
|
removing plots and archived runs from repo
|
2022-06-03 22:15:51 +00:00 |
|
DTowersM
|
caaf56cbf7
|
testbench now reads begin_signature addr from .objdump.addr instead of from tests.vh
|
2022-06-03 22:07:14 +00:00 |
|
Madeleine Masser-Frye
|
865126e636
|
stop tracking runArchive and ppa plots
|
2022-06-03 22:03:26 +00:00 |
|
Madeleine Masser-Frye
|
b5b29ea705
|
plots and synth runs
|
2022-06-03 21:23:04 +00:00 |
|
Madeleine Masser-Frye
|
1bf1a6d3a5
|
update
|
2022-06-03 21:17:50 +00:00 |
|