Katherine Parry
|
75f39e0c5b
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-08-01 18:35:07 +00:00 |
|
David Harris
|
231f52c1fd
|
fmalza edits to match textbook
|
2022-08-01 18:23:39 +00:00 |
|
David Harris
|
e3b970d3ff
|
Partitioned fma into separate files
|
2022-08-01 18:07:38 +00:00 |
|
Ross Thompson
|
01359dbc4b
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-07-31 12:48:51 -05:00 |
|
Katherine Parry
|
de03954946
|
re-added FStore2 in Cache
|
2022-07-29 22:54:49 +00:00 |
|
David Harris
|
d2de84a456
|
Added parity and stop bit tests to UART
|
2022-07-28 04:35:51 +00:00 |
|
David Harris
|
da275e3c26
|
Increased timeout threshold to avoid timeout building riscof tests on slow machine
|
2022-07-27 04:05:21 +00:00 |
|
David Harris
|
ae4ea00ff0
|
fixed testbench merge comflict
|
2022-07-26 06:21:46 -07:00 |
|
David Harris
|
449c80b5f7
|
More work toward riscof tests
|
2022-07-26 06:19:13 -07:00 |
|
David Harris
|
094aacdf6f
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-25 23:29:08 +00:00 |
|
David Harris
|
ccf8ccfa24
|
Added rv32f tests to RV64gc
|
2022-07-25 23:29:05 +00:00 |
|
David Harris
|
539174f6f6
|
Tests making successfully except for rv32gc_arch32f, which has FLEN=64 and tries using fld/fsd
|
2022-07-25 16:23:10 -07:00 |
|
David Harris
|
55ab81e37b
|
More riscof makefile tuning
|
2022-07-25 21:15:56 +00:00 |
|
David Harris
|
6b172723bd
|
Cleaning up Makefiles for riscof to run each set of tests individually and eliminate warnings
|
2022-07-25 20:50:38 +00:00 |
|
Ross Thompson
|
f1bd2524b7
|
Don't use this commit yet. Untested.
|
2022-07-24 15:40:52 -05:00 |
|
Ross Thompson
|
334008630f
|
Overlapped read fetch line end with eviction write line start. I'm a bit concerned this is not well tested.
|
2022-07-24 01:20:29 -05:00 |
|
Ross Thompson
|
856ac24686
|
Removed replay from the config files.
|
2022-07-24 00:34:11 -05:00 |
|
Ross Thompson
|
e12e6c3acd
|
Added more i-cache signals to wave file.
|
2022-07-24 00:24:13 -05:00 |
|
Ross Thompson
|
458bfbf6f6
|
Merged evict dirty clear with flush write back.
|
2022-07-24 00:22:43 -05:00 |
|
Ross Thompson
|
70032bf8f4
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-07-23 08:41:59 -05:00 |
|
Ross Thompson
|
5cd6c8069d
|
signal name cleanup.
|
2022-07-22 23:36:27 -05:00 |
|
Ross Thompson
|
7d026e02f2
|
cache cleanup after removing replay on cpubusy.
|
2022-07-22 23:30:25 -05:00 |
|
Ross Thompson
|
706bc819e1
|
cache fsm cleanup after removal of replay.
|
2022-07-22 23:25:09 -05:00 |
|
Ross Thompson
|
0f586c9ed3
|
Possible improvement to cache which removes the cpu_busy states.
|
2022-07-22 23:20:37 -05:00 |
|
Katherine Parry
|
bd336f18b3
|
merged radix-2 sqrt into divider - doesnt work yet
|
2022-07-23 00:41:18 +00:00 |
|
slmnemo
|
5b71ceac5c
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-07-22 17:13:38 -07:00 |
|
slmnemo
|
0bfc3fda1b
|
Fixed UART FIFO bugs and added FIFO tests
|
2022-07-22 17:13:19 -07:00 |
|
Daniel Torres
|
b726b05d61
|
fixed wally rv32e tests, updated regression makefile to new testflow
|
2022-07-22 17:09:46 -07:00 |
|
Katherine Parry
|
ee7932c804
|
divider sizes reworked to match book
|
2022-07-22 22:02:04 +00:00 |
|
Daniel Torres
|
d95b266d49
|
changes to test.vh for compatability
|
2022-07-22 15:00:48 -07:00 |
|
Daniel Torres
|
2bbfd67082
|
added changes to stvec of reference signatures, modified some tests to copy over reference file instead of running on sail
|
2022-07-22 14:58:55 -07:00 |
|
slmnemo
|
44c30ec082
|
fixed error in tests.vh
|
2022-07-22 14:55:55 -07:00 |
|
slmnemo
|
170601af0b
|
Added UART test to peripheral test
|
2022-07-22 14:55:34 -07:00 |
|
Daniel Torres
|
fbe3a1af12
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-22 13:52:19 -07:00 |
|
Daniel Torres
|
261b9aa5a1
|
commented out embench test that should be commented out
|
2022-07-22 13:52:13 -07:00 |
|
slmnemo
|
49329b3f42
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-07-22 12:36:06 -07:00 |
|
slmnemo
|
0d98ff74b4
|
Added PLIC test to regression
|
2022-07-22 12:35:37 -07:00 |
|
Daniel Torres
|
5d7171f6f8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-22 11:16:09 -07:00 |
|
Daniel Torres
|
526f70e772
|
commiting current changes to riscof wally tests
|
2022-07-22 11:14:04 -07:00 |
|
cturek
|
338f44dfc8
|
Square root negative exponent handling
|
2022-07-22 16:45:19 +00:00 |
|
slmnemo
|
49565f944c
|
Added PLIC and UART tests and new functions to the test library
|
2022-07-22 07:10:39 -07:00 |
|
David Harris
|
07c946bb04
|
Reset MSR on read
|
2022-07-22 04:29:27 +00:00 |
|
Daniel Torres
|
f1578936b8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-21 20:59:01 -07:00 |
|
Daniel Torres
|
bd918d37ba
|
added support for new version of riscof and arch tests, now supports tests that can be compiled for both rv32 and rv64
|
2022-07-21 20:58:58 -07:00 |
|
slmnemo
|
99dcff80c9
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-07-21 20:35:52 -07:00 |
|
slmnemo
|
bfa500234d
|
Fixed UART bug related to parity and MSR/LSR
|
2022-07-21 20:35:46 -07:00 |
|
cturek
|
c170a8d9b6
|
Changed testbench to operate on two inputs and one output, changed all test generators, changed srt module to return only one output and take in Mod as a signal to compute integer remainder
|
2022-07-22 01:27:08 +00:00 |
|
cturek
|
abe1ff906e
|
Renamed variables, moved output handling to postprocessor, added remainder handling
|
2022-07-21 20:45:08 +00:00 |
|
Daniel Torres
|
a17361870f
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-21 12:50:04 -07:00 |
|
Daniel Torres
|
6e9b4f4075
|
removed ugly /ref/Ref from tests.vh, added back d_fsd-align-01.S and d_fld-align-01.S tests to tests.vh, updated makefile to fix the riscof issues and fix fld fsd tests, updated testbench.sv for comptability with changes
|
2022-07-21 12:47:51 -07:00 |
|
Katherine Parry
|
e330a840b0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-21 19:38:15 +00:00 |
|
Katherine Parry
|
270216dd02
|
radix-4 division integrated into srt - not tested
|
2022-07-21 19:38:06 +00:00 |
|
cturek
|
ddc237f6bc
|
Division working too
|
2022-07-21 17:59:10 +00:00 |
|
cturek
|
9c694b887e
|
Updated Radix2 Sqrt to follow new algorithm
|
2022-07-21 17:36:21 +00:00 |
|
Katherine Parry
|
67c99d3d1a
|
added input enables and improved forwarding
|
2022-07-21 01:20:06 +00:00 |
|
Katherine Parry
|
e8c9830b88
|
turn off 2 word store durring non-fp instructions
|
2022-07-20 21:57:23 +00:00 |
|
Ross Thompson
|
9868e685a4
|
Minor cleanup of cache.
|
2022-07-19 23:04:23 -05:00 |
|
Ross Thompson
|
6c8ac7851e
|
Reverted to fetched the demand cache line first then doing the eviction. This is important because of an optimization in the replacement policy. The replacement policy updates the LRU 1 cycle late and reads the LRU 1 cycle late for critical path timing. This means doing the eviction first requires an initial 1 cycle delay but this delay has to be applied to all misses because we don't know if an eviction is required. Since reading the demand line first is logically ok so long as it is not written to the sram until after the eviction.
|
2022-07-19 22:42:25 -05:00 |
|
Katherine Parry
|
fb890d621d
|
moved ctrl signal registers into fctrl, also a lot of code cleaning
|
2022-07-20 02:27:39 +00:00 |
|
cturek
|
d7e90a7086
|
divsqrt working for floating point
|
2022-07-20 02:04:20 +00:00 |
|
cturek
|
8e66b81821
|
New radix-2 algorithm implemented and working
|
2022-07-20 02:00:43 +00:00 |
|
cturek
|
db39a05abc
|
small changes
|
2022-07-20 01:36:25 +00:00 |
|
Katherine Parry
|
531829f7c8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-19 23:44:41 +00:00 |
|
Katherine Parry
|
afcddf7035
|
oprimized zeros and replaced complex ?: with always_comb
|
2022-07-19 23:44:37 +00:00 |
|
Daniel Torres
|
d33d0d22bd
|
commented out embench 2.0 tests
|
2022-07-19 13:36:18 -07:00 |
|
Ross Thompson
|
ffda64587c
|
Merged together the cache speed updates with the cache sram changes. The fstore2 changes still need to be added.
|
2022-07-18 23:37:18 -05:00 |
|
Katherine Parry
|
4c2afbbc4f
|
moved Se into execute stage
|
2022-07-19 01:10:10 +00:00 |
|
Katherine Parry
|
a590728350
|
reworked fmashiftcalc to match book
|
2022-07-19 00:04:24 +00:00 |
|
David Harris
|
59eb11b73a
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-18 23:11:12 +00:00 |
|
Katherine Parry
|
e599f82b29
|
moved Ss to execute stage
|
2022-07-18 20:48:56 +00:00 |
|
Katherine Parry
|
921debf930
|
removed underflow from inexactct calculation
|
2022-07-18 17:51:18 +00:00 |
|
Katherine Parry
|
ea7b32a50b
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-18 17:31:29 +00:00 |
|
Katherine Parry
|
5bb1478859
|
renamed signals in ocde to match book
|
2022-07-18 17:31:17 +00:00 |
|
Ross Thompson
|
a88543275f
|
Added degree of freedom to cache/sram. The sram width in bits is no longer defined by XLEN, but instead a separate parameter. This is decoupled from LINELEN, XLEN, and WORDLEN.
|
2022-07-17 21:05:31 -05:00 |
|
Ross Thompson
|
3670c47141
|
Updated cache sram's to use 1 sram for all words in a way. Still needs to modified to support subdivision by max physical sram width.
|
2022-07-17 16:20:04 -05:00 |
|
David Harris
|
7c744f0053
|
Rewrote convert shift calculation with always for ease of reading
|
2022-07-17 16:40:58 +00:00 |
|
David Harris
|
6e1d4ec4ed
|
restored intPending logic to be sticky for PLIC
|
2022-07-16 17:43:31 -07:00 |
|
Katherine Parry
|
a4cd157f00
|
forgot some files
|
2022-07-15 21:42:45 +00:00 |
|
Katherine Parry
|
e498d87c5c
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-15 20:17:08 +00:00 |
|
Katherine Parry
|
e251022269
|
merged floating-point radix-2 divider with radix-4
|
2022-07-15 20:16:59 +00:00 |
|
cturek
|
ec9536f983
|
Square root radix 2 working, does not work with division
|
2022-07-14 22:52:09 +00:00 |
|
cturek
|
9f18f6a203
|
Square root
|
2022-07-14 21:19:45 +00:00 |
|
cturek
|
38bbd19abf
|
Six tests passing and a bunch of sizizing issues fixed
|
2022-07-14 19:38:27 +00:00 |
|
Katherine Parry
|
a0e9e93d4f
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-14 18:16:13 +00:00 |
|
Katherine Parry
|
b069cfbec2
|
fixed error in divsqrt
|
2022-07-14 18:16:00 +00:00 |
|
cturek
|
f49c2a969f
|
S and SM are updating but are not correct yet
|
2022-07-14 00:39:30 +00:00 |
|
Katherine Parry
|
e5a8ac2a44
|
renamed a file to fit diagram
|
2022-07-13 23:44:54 +00:00 |
|
cturek
|
7629173b15
|
DIVLEN and counter updated for sqrt computation and rounding
|
2022-07-13 22:42:39 +00:00 |
|
Katherine Parry
|
7e163e22a3
|
some code cleanup
|
2022-07-13 15:28:22 -07:00 |
|
Katherine Parry
|
77ea4e47cb
|
removed minus 1 case in rounding
|
2022-07-13 15:01:38 -07:00 |
|
cturek
|
d57fb6f98a
|
radix 4 files removed from srt and divlen modified for sqrt
|
2022-07-13 19:46:48 +00:00 |
|
cturek
|
9b7e63f482
|
Lint error fixed and added comments to preprocessing
|
2022-07-13 19:34:04 +00:00 |
|
cturek
|
81f396f885
|
Testbench accepts standard test vector files
|
2022-07-13 18:30:18 +00:00 |
|
cturek
|
11bb3f0a3e
|
Test generation files in common format
|
2022-07-13 18:11:13 +00:00 |
|
cturek
|
110b762b55
|
Finalized sqrt, ready for debugging
|
2022-07-13 17:56:23 +00:00 |
|
cturek
|
31db938e7e
|
Added adder input selection to on the fly converter
|
2022-07-13 17:47:27 +00:00 |
|
cturek
|
bb7e73abf0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-13 17:36:56 +00:00 |
|
Katherine Parry
|
26e39dd325
|
removed the +1 in the cvt
|
2022-07-13 09:41:35 -07:00 |
|
Katherine Parry
|
e05b2a07d2
|
removed warnings and took a mux out of the critical path
|
2022-07-12 18:32:17 -07:00 |
|
cturek
|
5c9f011561
|
little fix
|
2022-07-12 23:04:33 +00:00 |
|