Rose Thompson
|
46e6459965
|
Updated script to run linux with imperasDV.
|
2024-05-14 13:46:27 -05:00 |
|
Rose Thompson
|
970af9551c
|
Fixed bug with gui mode testbench_fp
removed old wally-linux-imperas.do
|
2024-05-14 13:41:20 -05:00 |
|
Rose Thompson
|
30bea18dec
|
Maybe have imperasDV linux simulation merged into wally.do
|
2024-05-14 12:38:19 -05:00 |
|
Rose Thompson
|
e8f5545076
|
Got imperasDV running linux simulation again.
Now need to merge do files.
|
2024-05-13 16:43:13 -05:00 |
|
Rose Thompson
|
ceb31fec68
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-05-10 08:54:23 -05:00 |
|
Rose Thompson
|
b027fa44ef
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-05-10 08:53:00 -05:00 |
|
Rose Thompson
|
93ea5b0c1e
|
Fixed wavefile to have function logger.
|
2024-05-10 08:50:42 -05:00 |
|
David Harris
|
04457d49f7
|
Updated sim-testfloat-verilator to use wsim
|
2024-05-10 05:03:24 -07:00 |
|
David Harris
|
61e559606e
|
Fixed wsim to be able to invoke TestFloat with Verilator. However, TestFloat produces incorrect results with Verilator
|
2024-05-09 18:56:59 -07:00 |
|
David Harris
|
0d1d59a3d8
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-05-08 18:58:01 -07:00 |
|
Divya2030
|
eff2264752
|
Code Coverage Text format for each test and configuration in IndividualCovReport
|
2024-05-08 05:24:24 -07:00 |
|
Divya2030
|
b4b88c5858
|
VCS regression & Code Coverage
|
2024-05-08 04:39:42 -07:00 |
|
Divya2030
|
31ae18922b
|
regression_wally vcs run works
|
2024-05-08 04:25:03 -07:00 |
|
David Harris
|
927f166e1f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-05-07 12:58:40 -07:00 |
|
Divya2030
|
a3f1a274d2
|
VCS Simulation Passed
|
2024-05-07 10:41:02 -07:00 |
|
David Harris
|
37fc45cd35
|
Updated Questa wally.do to terminate on a compile error
|
2024-05-06 11:28:00 -07:00 |
|
Divya2030
|
48ad4d6001
|
pmp coverage
|
2024-05-02 11:52:54 -07:00 |
|
Divya2030
|
3853f94337
|
Revert "initial commit pmp basic coverage working"
This reverts commit 7ca1c976c0.
|
2024-05-02 11:23:59 -07:00 |
|
Divya2030
|
7ca1c976c0
|
initial commit pmp basic coverage working
|
2024-05-02 10:33:29 -07:00 |
|
Kunlin Han
|
cde284d003
|
Fix the problem of missing sim/verilator/wkdir
|
2024-04-30 10:48:42 -07:00 |
|
David Harris
|
8f0c68373e
|
Verilator fulladder example improvmeents
|
2024-04-28 22:08:00 -07:00 |
|
David Harris
|
1274ec55af
|
Resolved merge conflict
|
2024-04-26 16:15:23 -07:00 |
|
Quswar Abid
|
f999ccadf4
|
/cad/mentor/questa_sim-2023.4/questasim is fixed, relative paths to design and testbench files are fixed, and RISCV-DV submodule is updated back to the latest commit on master branch
|
2024-04-26 15:55:39 -07:00 |
|
David Harris
|
5d97858806
|
Moved functional coverage files to sim/questa and to tests/riscvdv
|
2024-04-24 11:46:38 -07:00 |
|
David Harris
|
5f3676dfd7
|
Merge pull request #753 from quswarabid/riscvdv_bringup
RISCVDV bringup - Coverage Collection on RISCVISACOV
|
2024-04-24 09:47:34 -07:00 |
|
Quswar Abid
|
7b441d2881
|
Bringup of RISCV-DV to collect functional coverage - Update to track RV64IMAFDC_Zicsr related coverpoints from riscvISACOV
|
2024-04-23 18:20:29 -07:00 |
|
David Harris
|
0dc2c7d16a
|
Fixed deriv path in Verilator makefile
|
2024-04-23 10:19:08 -07:00 |
|
David Harris
|
f9eec8c43f
|
Merged wsim changes
|
2024-04-22 13:11:35 -07:00 |
|
Kunlin Han
|
9be0303493
|
Add support for dumping vcd.
|
2024-04-22 13:03:51 -07:00 |
|
David Harris
|
cc236bdb25
|
Resolved merge conflicts
|
2024-04-22 12:16:06 -07:00 |
|
Kunlin Han
|
c134b712c4
|
Merge branch 'main' into verilator
|
2024-04-22 11:35:18 -07:00 |
|
Kunlin Han
|
c383bef1ad
|
Run verilator configurations and testsuites in different folders.
|
2024-04-22 11:32:46 -07:00 |
|
David Harris
|
45196a9959
|
ignore VCS junk files
|
2024-04-21 19:49:55 -07:00 |
|
David Harris
|
00a1c0fc57
|
Fixed WALLY/RISCV paths in testbench/rom1p1r; search log files for warnings and errors
|
2024-04-21 00:02:15 -07:00 |
|
David Harris
|
fd6a6b2249
|
environment variable cleanup
|
2024-04-20 22:52:08 -07:00 |
|
David Harris
|
a1876b1e7c
|
script cleanup
|
2024-04-20 17:22:31 -07:00 |
|
David Harris
|
571b67f565
|
Merging PR738
|
2024-04-20 17:15:17 -07:00 |
|
slmnemo
|
6458fa5642
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into linux_nightly
|
2024-04-20 14:46:35 -07:00 |
|
David Harris
|
3cb5cd0cb1
|
simulator cleanup
|
2024-04-20 14:12:55 -07:00 |
|
David Harris
|
c8e7a6990d
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-04-20 11:44:27 -07:00 |
|
David Harris
|
bf2f6859e4
|
Changed Verilog makefile to print transcript to stdout by default like Questa; redirected to logfile elsewhere
|
2024-04-20 11:27:54 -07:00 |
|
David Harris
|
84e8d86d2a
|
Merge pull request #739 from Karl-Han/deriv_support
Add extra path to search for deriv/buildroot
|
2024-04-20 11:23:54 -07:00 |
|
slmnemo
|
2b0cf90a99
|
Merged with merge conflict
|
2024-04-17 10:47:28 -07:00 |
|
Kunlin Han
|
91a88fa46c
|
Update sim/verilator/Makefile with more comments and merging variables.
|
2024-04-17 09:52:54 -07:00 |
|
Kunlin Han
|
392eedb342
|
Update sim/verilator/Makefile with constants for simplicity.
|
2024-04-16 18:54:11 -07:00 |
|
Kunlin Han
|
6f6b1fd1fd
|
Add extra path to search for deriv/buildroot.
|
2024-04-16 18:45:21 -07:00 |
|
slmnemo
|
554f818a8c
|
Fixed wave.do to match new conditional generate block names
|
2024-04-16 14:43:38 -07:00 |
|
Rose Thompson
|
dd3460c1a9
|
Fixed makefile and regression-wally so that code coverage now works.
|
2024-04-16 15:44:42 -05:00 |
|
Rose Thompson
|
1eb1beed95
|
Fixed merge conflict bug in the last pull request.
|
2024-04-16 10:32:24 -05:00 |
|
Rose Thompson
|
9fe86712d8
|
Merge branch 'main' into wsim_verilator
|
2024-04-16 09:07:50 -05:00 |
|