Rose Thompson
|
88745e27d3
|
Fixed ila after updates.
|
2024-11-13 12:57:02 -06:00 |
|
David Harris
|
7ecd6fa991
|
Merge pull request #1090 from rosethompson/lrufixes
Fixes multiple cache bugs and CacheSim.py bugs
|
2024-11-13 10:32:20 -08:00 |
|
Rose Thompson
|
a7dd2eff01
|
Switch rv64gc_CacheSim.py to use verilator as the default sim rather than questa.
|
2024-11-13 12:29:02 -06:00 |
|
Rose Thompson
|
e22f30ec14
|
Better name for CacheSetTag2.
|
2024-11-13 12:24:35 -06:00 |
|
Rose Thompson
|
db3a7d5bbd
|
More code cleanup for CacheSim.py
|
2024-11-13 10:45:33 -06:00 |
|
Jordan Carlin
|
b58fda89bd
|
Merge pull request #1088 from rosethompson/main
Fixes lint warnings in loggers.sv updates spi device tree for vcu108
|
2024-11-13 08:39:32 -08:00 |
|
Rose Thompson
|
77d47e531f
|
Merge branch 'main' into lrufixes
|
2024-11-13 10:34:21 -06:00 |
|
David Harris
|
b6c69fa8a3
|
Merge pull request #1089 from coreyqh/dev
Add ZicsrF coverage to fcov
|
2024-11-13 03:02:01 -08:00 |
|
David Harris
|
585a1df8c2
|
Merge pull request #1085 from Daniyal-R-A/Z_enable
Enabling Bit manipulation Instructions in coverage.svh files
|
2024-11-13 03:01:43 -08:00 |
|
Rose Thompson
|
2fe73f8174
|
Replaced double | and & with single. We were having issues with these verilator giving a warning about the parameter widths not matching. However the warning is not occuring anymore.
|
2024-11-13 00:02:51 -06:00 |
|
Rose Thompson
|
8993432928
|
Resolved issue with questa not liking the TEST +arg as a generate.
|
2024-11-12 23:57:30 -06:00 |
|
Corey Hickson
|
dcaef2080b
|
Add ZicsrF coverage to fcov
|
2024-11-12 19:09:50 -08:00 |
|
Rose Thompson
|
ef7072b7c2
|
Merge branch 'main' into lrufixes
|
2024-11-12 17:57:28 -06:00 |
|
Rose Thompson
|
5346680758
|
Final code cleanup.
|
2024-11-12 17:52:16 -06:00 |
|
Rose Thompson
|
b8cafb5198
|
More code cleanup.
|
2024-11-12 17:51:22 -06:00 |
|
Rose Thompson
|
7868af0f81
|
Code cleanup.
|
2024-11-12 17:43:09 -06:00 |
|
Rose Thompson
|
8659d6efdb
|
Resolved all CacheSim.py vs Wally mismaches.
|
2024-11-12 17:24:06 -06:00 |
|
Rose Thompson
|
d5e8ecbed5
|
Simplified the fpgatop SDCCLK logic.
|
2024-11-12 15:29:05 -06:00 |
|
Rose Thompson
|
f7270763a6
|
Merge branch 'main' of github.com:rosethompson/cvw
|
2024-11-12 15:06:57 -06:00 |
|
Rose Thompson
|
5afe634da5
|
Merge branch 'openhwgroup:main' into main
|
2024-11-12 15:05:03 -06:00 |
|
Rose Thompson
|
57fbd35484
|
Fixed lint errors in loggers.sv with Kaitlin.
|
2024-11-12 15:03:30 -06:00 |
|
Rose Thompson
|
ea2b69e1e7
|
Updates to wavefile.
|
2024-11-12 14:44:09 -06:00 |
|
Rose Thompson
|
383fce5522
|
Fixed the issue with cbo.clean.
|
2024-11-12 14:38:44 -06:00 |
|
Rose Thompson
|
b7b7c79726
|
CBO.FLUSH was not clearing the valid bit if the cacheline was clean.
|
2024-11-12 14:16:55 -06:00 |
|
Rose Thompson
|
5cc1fd4a85
|
Getting closer. Oly the wally64priv tests mismatch between the cachesim and wally.
|
2024-11-12 12:08:14 -06:00 |
|
Rose Thompson
|
8a4868ac57
|
Resolved a bug in the cache but there are still mismatches with the cache simulator.
|
2024-11-12 11:35:29 -06:00 |
|
Rose Thompson
|
0cf7b2e45a
|
Progress on fixing the cache simulator to support cbo instructions.
|
2024-11-11 16:37:17 -06:00 |
|
Rose Thompson
|
3137fd7db2
|
Resolved some of the issues with the cache simulator mismatching with Wally. The LRU was incorrectly updating it's state while the cache was stalled causin g the LRU state to be update when it should not be.
|
2024-11-11 14:23:58 -06:00 |
|
David Harris
|
848c5feda7
|
Merge pull request #1083 from jordancarlin/verilator_assertions
Enable assertions in Verilator
|
2024-11-11 06:13:09 -08:00 |
|
Jordan Carlin
|
c776ef3fd4
|
enable assertions in Verilator
|
2024-11-10 22:20:51 -08:00 |
|
Daniyal-R-A
|
4107ec5b8e
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into Z_enable
|
2024-11-10 20:32:45 -08:00 |
|
Daniyal-R-A
|
c6734e148e
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into Z_enable
|
2024-11-10 20:32:08 -08:00 |
|
David Harris
|
f597eb8eec
|
Merge pull request #1081 from jordancarlin/linux_tv_gen_cleanup
Use objcopy to fix linux testvector byte order
|
2024-11-10 14:59:47 -08:00 |
|
Jordan Carlin
|
24af6bba51
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into linux_tv_gen_cleanup
|
2024-11-09 17:38:30 -08:00 |
|
Jordan Carlin
|
43d0510bc7
|
Pad linux raw testvectors before reversing
|
2024-11-09 17:32:43 -08:00 |
|
Jordan Carlin
|
5bbaf2d95d
|
Remove bootmem.txt
|
2024-11-09 17:01:55 -08:00 |
|
Jordan Carlin
|
80f3b94057
|
Replace fixBinMem.c with objcopy
|
2024-11-09 17:01:34 -08:00 |
|
David Harris
|
e829c801a9
|
Merge pull request #1080 from jordancarlin/fix_gcc_update
Fix GCC not updated when install script rerun
|
2024-11-09 05:18:33 -08:00 |
|
Daniyal-R-A
|
f824d15c89
|
Enabling Zb Instructions
|
2024-11-09 02:54:50 -08:00 |
|
Jordan Carlin
|
e4e266fee0
|
Fix GCC not updated when install script rerun
[skip ci]
|
2024-11-08 17:49:44 -08:00 |
|
Rose Thompson
|
425da11157
|
Merge pull request #1078 from jordancarlin/qemu_install
Don't clone QEMU submodules
|
2024-11-08 15:07:04 -06:00 |
|
Rose Thompson
|
3146f7394e
|
Merge pull request #1073 from naichewa/main
Correct some SPI Delay0 register behavior, simplify unneeded Delay0 logic
|
2024-11-08 13:15:35 -06:00 |
|
naichewa
|
515e05ed75
|
Merge branch 'openhwgroup:main' into main
|
2024-11-08 11:07:29 -08:00 |
|
naichewa
|
396a17623b
|
Fixed TransmitStart resetting SCK and delay counter while already counting
|
2024-11-08 11:05:38 -08:00 |
|
Jordan Carlin
|
78bfa440a8
|
Merge pull request #1079 from coreyqh/dev
Fixed Typo
|
2024-11-08 10:14:36 -08:00 |
|
Corey Hickson
|
78fbb06962
|
Fixed Typo
|
2024-11-08 09:56:49 -08:00 |
|
Jordan Carlin
|
2fe8c48684
|
Don't clone QEMU submodules
|
2024-11-08 09:32:53 -08:00 |
|
David Harris
|
adc9123f61
|
Merge pull request #1074 from unaimillan/fix/minor_typos
Fix minor typos in src/fpu/postproc.sv
|
2024-11-08 07:47:32 -08:00 |
|
David Harris
|
5e217ce464
|
Merge pull request #1077 from Zain2050/main
Enabled 'show_c_prefix' in imperas
|
2024-11-08 07:47:15 -08:00 |
|
Zain2050
|
83b07a0d27
|
enable show_c_prefix
|
2024-11-08 07:12:44 -08:00 |
|