Ross Thompson
|
b8dca927f2
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-03-06 18:39:15 -06:00 |
|
Ross Thompson
|
4b539de184
|
Renamed signals to be consistent with textbook.
|
2023-03-06 18:29:31 -06:00 |
|
Ross Thompson
|
6fc157e628
|
Renamed PCFSpill to PCSpillF.
|
2023-03-06 17:50:57 -06:00 |
|
Ross Thompson
|
e831efddaf
|
Renamed InstrFirstHalf to InstrFirstHalfF.
|
2023-03-06 17:48:57 -06:00 |
|
Ross Thompson
|
82ada79b11
|
Renamed ebuarbfsm to ebufsmarb to match figures.
|
2023-03-06 17:47:55 -06:00 |
|
David Harris
|
4fd461e520
|
Fixed bug about rv64 shifts only using 6 bits of funct7
|
2023-03-06 13:10:51 -08:00 |
|
David Harris
|
94dd39795e
|
Simplified decoder default to illegal instruction
|
2023-03-06 11:21:11 -08:00 |
|
David Harris
|
08f1ed8e53
|
More detailed decoding of load/store/branch/jump
|
2023-03-06 11:15:48 -08:00 |
|
Ross Thompson
|
fe163bbab3
|
Updated fpga ila script.
|
2023-03-06 13:14:48 -06:00 |
|
Ross Thompson
|
633eaf90c8
|
Merge pull request #128 from davidharrishmc/dev
Detecting illegal instructions with controller
|
2023-03-06 13:10:31 -06:00 |
|
David Harris
|
583b8ed91e
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-03-06 11:02:48 -08:00 |
|
David Harris
|
a01e0bd318
|
Improved decoding illegal instructions in controller
|
2023-03-06 11:02:42 -08:00 |
|
Ross Thompson
|
22367e4c20
|
Working batch mode branch prediction simulations.
|
2023-03-04 17:59:16 -06:00 |
|
Kip Macsai-Goren
|
5c3f5fe8c6
|
added in the CSR name for stimecmp(h)
|
2023-03-04 15:53:03 -08:00 |
|
Kip Macsai-Goren
|
4fa78a02b7
|
removed changes to counteren from stimecmp tests
|
2023-03-04 15:46:57 -08:00 |
|
Kip Macsai-Goren
|
98ec8d7213
|
added S time compare to gc configs
|
2023-03-04 15:46:26 -08:00 |
|
Ross Thompson
|
00baa06234
|
Mostly working bpred launch script.
|
2023-03-04 17:20:45 -06:00 |
|
Ross Thompson
|
9c4a69bb0e
|
Partial automation of branch predictor embenching.
|
2023-03-04 17:10:58 -06:00 |
|
Kip Macsai-Goren
|
0ba1a59a70
|
added reset values to stime and stimecmp registers
|
2023-03-04 15:06:15 -08:00 |
|
Kip Macsai-Goren
|
da9627708e
|
Added correct causing and handling of S time interrupts to test suite.
|
2023-03-04 15:04:17 -08:00 |
|
Ross Thompson
|
f13017a927
|
Updated parsing script.
|
2023-03-04 13:45:15 -06:00 |
|
David Harris
|
e300c13466
|
Removed unneeded diagnostic print
|
2023-03-03 16:46:16 -08:00 |
|
Ross Thompson
|
dea5aae01e
|
Merge pull request #126 from davidharrishmc/dev
ImperasDV setup
|
2023-03-03 18:01:32 -06:00 |
|
David Harris
|
39c871ee0c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-03-03 15:54:42 -08:00 |
|
David Harris
|
2c0e9b38ce
|
Setup ImperasDV if available
|
2023-03-03 15:54:35 -08:00 |
|
Ross Thompson
|
7599b563a6
|
Removed debugging code.
|
2023-03-03 17:52:00 -06:00 |
|
Ross Thompson
|
cab6b9dfc8
|
Fixed a bunch of odd bugs with the test bench preventing correct measurement of performance counters.
|
2023-03-03 17:49:44 -06:00 |
|
David Harris
|
015104f0ed
|
Merge pull request #125 from ross144/main
Modified Performance Counter Data Collection
|
2023-03-03 13:12:35 -08:00 |
|
Ross Thompson
|
daaea6064d
|
Oups included the wave file in the wally-batch.do script.
|
2023-03-03 15:10:07 -06:00 |
|
Ross Thompson
|
2d0512936b
|
Fixed batch mode regression test to work with hpmc loggic.
Added logic to exclude the embench warmups from preformance counters.
|
2023-03-03 14:59:20 -06:00 |
|
Ross Thompson
|
1c381b0546
|
Setup the testbench to exclude the warmup from performance counter reports.
|
2023-03-03 13:10:01 -06:00 |
|
Ross Thompson
|
f6e97cf516
|
Added performance new counter prints to testbench.
|
2023-03-03 10:42:52 -06:00 |
|
David Harris
|
17adba5fd5
|
Merge pull request #124 from ross144/main
Added additional performance counters. Ch 5 is update todate with these changes.
|
2023-03-03 06:15:49 -08:00 |
|
Ross Thompson
|
baab2cd1f0
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-03-03 00:22:27 -06:00 |
|
Ross Thompson
|
7dd8fa16c1
|
Renamed BTB misprediction to BTA.
|
2023-03-03 00:18:34 -06:00 |
|
Ross Thompson
|
bdab2c8506
|
Added divide cycle counter.
|
2023-03-02 23:59:52 -06:00 |
|
Ross Thompson
|
4b501f6e03
|
Added the i and d cache cycle counters.
|
2023-03-02 23:54:56 -06:00 |
|
Ross Thompson
|
b19d51b6a2
|
Added fence counter.
|
2023-03-02 23:29:20 -06:00 |
|
Ross Thompson
|
3dbfa96aef
|
Added csr write counter, sfence vma counter, interrupt counter, and exception counter.
|
2023-03-02 23:21:29 -06:00 |
|
Ross Thompson
|
cf4d8e6bd0
|
Added store stall to performance counters.
|
2023-03-02 23:10:54 -06:00 |
|
Ross Thompson
|
e257ec96ac
|
Reordered performance counters and added space for new ones.
|
2023-03-02 23:04:31 -06:00 |
|
Ross Thompson
|
983e30dcb1
|
Fixed bug in performance counter script.
|
2023-03-02 22:32:13 -06:00 |
|
Ross Thompson
|
9bac643db2
|
Added support for branch target buffer stats.
|
2023-03-02 22:16:30 -06:00 |
|
David Harris
|
d51d93a3a8
|
Refactored Floating point division special case detection to avoid spurious trigger on Y for sqrt)
|
2023-03-02 20:00:47 -08:00 |
|
Ross Thompson
|
4b6a40857d
|
Merge pull request #123 from eroom1966/main
fix the memory map privileges in the REF model view
|
2023-03-02 09:27:35 -06:00 |
|
eroom1966
|
1169567219
|
fix the memory map privileges in the REF model view
|
2023-03-02 15:25:27 +00:00 |
|
Ross Thompson
|
3d1ffac7d7
|
Cleaned up branch predictor performance counters.
|
2023-03-01 17:05:42 -06:00 |
|
David Harris
|
c761fb1054
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-03-01 11:18:05 -08:00 |
|
David Harris
|
e78591093e
|
Renamed I/D TLBMissOrDAFault to TLBMissOrUpdateDA for consistency with UpdateDA
|
2023-03-01 11:18:00 -08:00 |
|
David Harris
|
367f058048
|
Merge pull request #121 from ross144/main
Branch predictor cleanup. Chapter 10 now matches the hardware
|
2023-03-01 09:57:59 -08:00 |
|