Ross Thompson
|
2d0512936b
|
Fixed batch mode regression test to work with hpmc loggic.
Added logic to exclude the embench warmups from preformance counters.
|
2023-03-03 14:59:20 -06:00 |
|
Ross Thompson
|
1c381b0546
|
Setup the testbench to exclude the warmup from performance counter reports.
|
2023-03-03 13:10:01 -06:00 |
|
Ross Thompson
|
f6e97cf516
|
Added performance new counter prints to testbench.
|
2023-03-03 10:42:52 -06:00 |
|
David Harris
|
17adba5fd5
|
Merge pull request #124 from ross144/main
Added additional performance counters. Ch 5 is update todate with these changes.
|
2023-03-03 06:15:49 -08:00 |
|
Ross Thompson
|
baab2cd1f0
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-03-03 00:22:27 -06:00 |
|
Ross Thompson
|
7dd8fa16c1
|
Renamed BTB misprediction to BTA.
|
2023-03-03 00:18:34 -06:00 |
|
Ross Thompson
|
bdab2c8506
|
Added divide cycle counter.
|
2023-03-02 23:59:52 -06:00 |
|
Ross Thompson
|
4b501f6e03
|
Added the i and d cache cycle counters.
|
2023-03-02 23:54:56 -06:00 |
|
Ross Thompson
|
b19d51b6a2
|
Added fence counter.
|
2023-03-02 23:29:20 -06:00 |
|
Ross Thompson
|
3dbfa96aef
|
Added csr write counter, sfence vma counter, interrupt counter, and exception counter.
|
2023-03-02 23:21:29 -06:00 |
|
Ross Thompson
|
cf4d8e6bd0
|
Added store stall to performance counters.
|
2023-03-02 23:10:54 -06:00 |
|
Ross Thompson
|
e257ec96ac
|
Reordered performance counters and added space for new ones.
|
2023-03-02 23:04:31 -06:00 |
|
Ross Thompson
|
983e30dcb1
|
Fixed bug in performance counter script.
|
2023-03-02 22:32:13 -06:00 |
|
Ross Thompson
|
9bac643db2
|
Added support for branch target buffer stats.
|
2023-03-02 22:16:30 -06:00 |
|
Ross Thompson
|
4b6a40857d
|
Merge pull request #123 from eroom1966/main
fix the memory map privileges in the REF model view
|
2023-03-02 09:27:35 -06:00 |
|
eroom1966
|
1169567219
|
fix the memory map privileges in the REF model view
|
2023-03-02 15:25:27 +00:00 |
|
Ross Thompson
|
3d1ffac7d7
|
Cleaned up branch predictor performance counters.
|
2023-03-01 17:05:42 -06:00 |
|
David Harris
|
367f058048
|
Merge pull request #121 from ross144/main
Branch predictor cleanup. Chapter 10 now matches the hardware
|
2023-03-01 09:57:59 -08:00 |
|
Ross Thompson
|
a61f8bc4cf
|
Set bp to use instruction class prediction by default.
|
2023-03-01 11:52:42 -06:00 |
|
Ross Thompson
|
e8744684cd
|
Branch predictor cleanup.
I think Ch 10 is now done except for BTB performance analysis and the section on running benchmarks and collecting data.
|
2023-03-01 11:24:24 -06:00 |
|
Ross Thompson
|
08a1153ae9
|
More btb cleanup.
|
2023-03-01 10:47:00 -06:00 |
|
Ross Thompson
|
dd2433f7ff
|
Minor fix to btb.
|
2023-03-01 10:45:40 -06:00 |
|
Ross Thompson
|
e13ba72c61
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-03-01 10:04:13 -06:00 |
|
Ross Thompson
|
64b8b0ea21
|
Merge pull request #119 from eroom1966/main
update ImperasDV testbench for memory privileges
|
2023-03-01 09:50:00 -06:00 |
|
Ross Thompson
|
8fe750148e
|
Merge pull request #118 from davidharrishmc/dev
Pulled to latest commit of riscv-arch-test
|
2023-03-01 09:49:19 -06:00 |
|
eroom1966
|
72b92e8c0d
|
update testbench for memory privileges
also update configuration to define value of mimpid
|
2023-03-01 15:37:11 +00:00 |
|
Ross Thompson
|
2773048bd4
|
Name cleanup.
|
2023-02-28 17:48:58 -06:00 |
|
David Harris
|
bd6a1dcf40
|
Pulled to latest commit of riscv-arch-test
|
2023-02-28 15:03:59 -08:00 |
|
Ross Thompson
|
87013ccaf0
|
Found the performance bug with the branch predictor btb power saving update.
|
2023-02-28 15:57:34 -06:00 |
|
Ross Thompson
|
8af61c0cc0
|
Name changes to reflect diagrams.
|
2023-02-28 15:37:25 -06:00 |
|
Ross Thompson
|
a823d8d021
|
Undid the btb update as it reduces performance.
|
2023-02-28 15:21:56 -06:00 |
|
Ross Thompson
|
3261f31e88
|
This icpred and btb changes are causing a performance issue.
|
2023-02-27 20:00:50 -06:00 |
|
Ross Thompson
|
69e8358639
|
Modified the BTB to save power by not updating when the prediction is unchanged.
|
2023-02-27 17:37:29 -06:00 |
|
Ross Thompson
|
44361f0a34
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-02-27 09:48:03 -06:00 |
|
Ross Thompson
|
1f10092f8f
|
Merge pull request #117 from davidharrishmc/dev
ZMMUL support and MMU cleanup
|
2023-02-27 09:46:40 -06:00 |
|
David Harris
|
5c8fee127b
|
Added support for ZMMUL
|
2023-02-27 07:29:53 -08:00 |
|
Ross Thompson
|
a81cc883e9
|
Signal name changes.
|
2023-02-27 00:39:19 -06:00 |
|
David Harris
|
0d3d499940
|
hptw typo fix
|
2023-02-26 19:38:34 -08:00 |
|
Ross Thompson
|
447f6b1443
|
Branch predictor cleanup.
|
2023-02-26 21:28:36 -06:00 |
|
David Harris
|
907fbfec38
|
Simplified Access fault logic in HPTW
|
2023-02-26 18:50:37 -08:00 |
|
David Harris
|
fa5be45dcd
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-02-26 18:35:14 -08:00 |
|
David Harris
|
d3f5708ded
|
StoreAmo faults are generated instead of load faults on AMO operations
|
2023-02-26 18:35:10 -08:00 |
|
Ross Thompson
|
3804626166
|
Create module for instruction class prediction and decoding.
|
2023-02-26 20:20:30 -06:00 |
|
Ross Thompson
|
86f611577f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
|
2023-02-26 19:58:24 -06:00 |
|
David Harris
|
d2fd34efe6
|
Renamed DAPageFault to UpdateDA
|
2023-02-26 17:51:45 -08:00 |
|
David Harris
|
246deeda82
|
renamed UpperBitsUnequalPageFault to UpperBitsUnequal
|
2023-02-26 17:32:34 -08:00 |
|
David Harris
|
099267ffce
|
moved tlb to subdirectory
|
2023-02-26 17:31:03 -08:00 |
|
David Harris
|
a9e884acc8
|
Moved TLB into subdirectory of MMU
|
2023-02-26 17:28:05 -08:00 |
|
Ross Thompson
|
52faec7922
|
Merge pull request #116 from davidharrishmc/dev
Removed unneeded TLBFlush from TLBMiss logic
|
2023-02-26 12:07:41 -06:00 |
|
Ross Thompson
|
bb276da6eb
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
|
2023-02-26 12:06:06 -06:00 |
|