Jordan Carlin
7c9edffee7
Merge remote-tracking branch 'upstream/main' into fetch_buffer
2024-10-31 12:21:03 -07:00
Corey Hickson
b1f340ba5c
formatting
2024-10-30 03:39:55 -07:00
Corey Hickson
b9317e7cd3
Fixed fround bug
2024-10-30 03:28:58 -07:00
Jacob Pease
784630b945
Added wally header to spi_controller.
2024-10-29 10:53:33 -05:00
Jacob Pease
37d2f3220e
Added a new spi controller design. Designed as a proof of concept to see if timing issues can be fixed. I intend to work it into existing SPI peripheral.
2024-10-29 10:30:08 -05:00
David Harris
1c1acc467e
Tweaked SPI to avoid breaking VCS, but the SCLK divider still doesn't produce the right frequency and SCLKenableEarly looks like it wouldn't work for SckDiv = 0
2024-10-26 02:01:09 -07:00
David Harris
da2310fb3e
Merge conflict in coverage.svh
2024-10-22 04:48:57 -07:00
Rose Thompson
a4cda877ef
Fixed bit position of SPI fifo receive and transmit flags.
2024-10-21 14:52:40 -05:00
David Harris
aaa2edac18
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
2024-10-16 13:26:51 -07:00
David Harris
150641e5d3
Implemented mhpmevent[3:31] as read-only zero rather than illegal
2024-10-15 09:08:25 -07:00
Rose Thompson
8fb1673ab3
Updated email address authorship for my files.
2024-10-15 10:27:53 -05:00
David Harris
de8a707361
Updated WARL field in senvcfg.CBIE to match ImperasDV
2024-10-14 15:28:56 -07:00
Rose Thompson
d8fe68b912
Merge pull request #1011 from davidharrishmc/dev
...
Fixed bug causing Issue 1010 and made some changes to Wally privileged fields to match ImperasDV
2024-10-14 11:10:21 -05:00
David Harris
43162aa088
Fixed handling writing reserved 10 value to mstatus.mpp
2024-10-14 08:42:52 -07:00
David Harris
5ef5633a62
Adjusted menvcfg.CBIE reserved 10 behavior to match ImperasDV; spec is ambiguous (riscv-isa-manual Issue #1682
2024-10-14 05:31:59 -07:00
Jordan Carlin
e7b9369f7f
Merge pull request #1008 from davidharrishmc/dev
...
Fix mcountinhibit bit 1 that should be hardwired to 0
2024-10-13 22:44:35 -07:00
David Harris
9ef211b40d
mcountinhibit bit 1 should be hardwired to 0. Discovered during functional coverage testing
2024-10-13 20:59:01 -07:00
Rose Thompson
5011084d40
Revert "This is a better solution. It's closer to the original book HPTW FSM,"
...
This actually adds to the critical path and it's more complex than I feel comfortable.
This reverts commit 1ded4a972f
2024-10-11 17:02:51 -05:00
Rose Thompson
1ded4a972f
This is a better solution. It's closer to the original book HPTW FSM,
...
but is slightly more complex in RTL. Instead it looks at ReadDataM
for the PTE for PBMT faults. I was worried this would cause critical
path issues but I think it is ok. ReadDataM is used only to created
PBMT and this directly controlls the enable to a flop and the state
inputs to the FSM.
2024-10-11 16:47:18 -05:00
Rose Thompson
4c7eb1d11f
Renamed IgnoreRequestTLB to HPTWFlushW and IgnoreRequest to LSUFlushW.
2024-10-11 15:41:40 -05:00
Rose Thompson
37d3db916b
Resolved the HPTW's not taking the PBMT fault on the right cycle by
...
having the fsm branch to fault on any cycle a HPTWFaultM occurs. This
of course changes the figure in the book but it really relevant to
PBMT. This appeared to work because the HPTW happened to also generate
an access fault at the end of the walk and the logic produced both
faults. I wrote new test which confirms just the one is generated.
2024-10-11 15:31:20 -05:00
Rose Thompson
7a92d41ef5
Simplified logic around IgnoreRequest and HPTWFaultM.
2024-10-11 14:41:52 -05:00
Rose Thompson
fe5f342d2f
Does not work. But there is a bug hiding the IgnoreRequest confusion.
2024-10-11 12:07:26 -05:00
Rose Thompson
6a905aa2f2
Possible start to resolution on issue #839 .
2024-10-10 17:14:27 -05:00
Vikram Krishna
b9db2bbc0f
implemented DAO Mux
2024-10-10 12:33:48 -07:00
Vikram Krishna
ee245d993d
improved implementation, simulation running w/ few passes
2024-10-07 03:04:39 -07:00
Jordan Carlin
4cd0fd05bf
Merge pull request #991 from AnonymousVikram/fetchBuffer
...
Fetch buffer
2024-10-03 16:49:01 -07:00
Vikram Krishna
b43498af21
added license info and formatting
2024-10-03 16:15:56 -07:00
Rose Thompson
943f6b680e
LSU cleanup.
2024-10-02 17:38:22 -05:00
Rose Thompson
35693eb7cc
Fixed bug so AMO access faults only produce StoreAmoAccessFault and
...
not both LoadAccessFault adn StoreAmoAccessFault.
2024-10-02 14:04:01 -05:00
Vikram Krishna
b76948b2e0
fixed semicolon
2024-10-01 11:03:20 -07:00
Vikram Krishna
f8a224d752
WIP: initial fetchbuff implementation
2024-10-01 00:44:21 -07:00
Rose Thompson
2112c705a4
Supress misaligned faults during a tlb miss. Still needs to be tested.
2024-09-30 15:55:46 -05:00
David Harris
7f0c2662b3
Merge pull request #966 from ross144/main
...
Updates wsim to fail with invalid --lockstep parameters
2024-09-26 08:48:42 -07:00
Rose Thompson
1345a0f315
Merge branch 'main' of https://github.com/openhwgroup/cvw
2024-09-24 10:13:50 -05:00
David Harris
468e48899a
Remove outdated code
2024-09-23 06:06:26 -07:00
Rose Thompson
32624bc6ee
Relocated a logic in a file to avoid a future merge conflict.
2024-09-05 12:50:09 -07:00
Rose Thompson
005ea52b72
Added missing signal declaration for SPI.
2024-09-05 12:20:06 -07:00
Rose Thompson
ac047a04fa
Fixed bug in SPI with the help of Naiche and Jacob. Have yet to test
...
if SPI will now run correctly with div=0 (SYSTEMCLOCK/2), but the SPI
flash card now correctly loads into the Linux OS and mount and is
reading and writting without error.
2024-09-04 17:51:48 -07:00
naichewa
3b7661dfd5
SckDiv Zero bug fixes
2024-09-03 14:58:46 -07:00
Rose Thompson
418bc6b23c
Merge branch 'main' of github.com:openhwgroup/cvw
2024-08-21 16:24:10 -07:00
Rose Thompson
faffecf891
Merge branch 'main' of github.com:openhwgroup/cvw
2024-08-21 11:02:17 -07:00
Rose Thompson
01b623b8c4
Merge branch 'main' of github.com:openhwgroup/cvw
2024-08-21 11:02:08 -07:00
Rose Thompson
f603d21826
Updated my name in multiple locations.
2024-08-21 10:50:39 -07:00
Jacob Pease
938879c5a4
Update PREADY signal to not stall during transmission on reads to read only registers.
2024-08-21 12:39:01 -05:00
Jacob Pease
b7edffdfd4
Removed now inaccurate comments.
2024-08-20 16:38:15 -05:00
Jacob Pease
f960662e93
Removed now inaccurate comments.
2024-08-20 16:38:15 -05:00
Jacob Pease
d8b75440b6
With Naiche's help, we fixed the SPI controllers clock polarity and phase settings. Added conditions to the SPI regression tests.
2024-08-20 16:24:37 -05:00
Jacob Pease
baad4e0fd2
With Naiche's help, we fixed the SPI controllers clock polarity and phase settings. Added conditions to the SPI regression tests.
2024-08-20 16:24:37 -05:00
Jacob Pease
43b17b5058
Update SPI peripheral to accept writes to FIFO always. Worked on this together with Naiche and Rose.
2024-08-20 14:40:50 -05:00
