Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Tweaked SPI to avoid breaking VCS, but the SCLK divider still doesn't produce the right frequency and SCLKenableEarly looks like it wouldn't work for SckDiv = 0

Browse Source
This commit is contained in:
David Harris 2024-10-26 02:01:09 -07:00
parent 3f28052132
commit 1c1acc467e
2 changed files with 22 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/uncore/spi_apb.sv
View File

@ -234,9 +234,9 @@ module spi_apb import cvw::*; #(parameter cvw_t P) (
// SPI enable generation, where SCLK = PCLK/(2*(SckDiv + 1))
// Asserts SCLKenable at the rising and falling edge of SCLK by counting from 0 to SckDiv
// Active at 2x SCLK frequency to account for implicit half cycle delays and actions on both clock edges depending on phase
// When SckDiv is 0, count doesn't work and SCLKenable is simply PCLK
// When SckDiv is 0, count doesn't work and SCLKenable is simply PCLK *** dh 10/26/24: this logic is seriously broken. SCLK is not scaled to PCLK/(2*(SckDiv + 1)). SCLKenableEarly doesn't work right for SckDiv=0
assign ZeroDiv = ~|(SckDiv[10:0]);
assign SCLKenable = ZeroDiv ? PCLK : (DivCounter == SckDiv);
assign SCLKenable = ZeroDiv ? 1 : (DivCounter == SckDiv);
assign SCLKenableEarly = ((DivCounter + 12'b1) == SckDiv);
always_ff @(posedge PCLK)
if (~PRESETn) DivCounter <= '0;

40
tests/wally-riscv-arch-test/riscv-test-suite/rv32i_m/privilege/references/WALLY-spi-01.reference_output
View File

@ -32,59 +32,59 @@
00000003
00000074
00000074 # spi_burst_send
00000063
00000063 # spi_burst_send
00000052
00000052 # spi_burst_send
00000041
00000041 # spi_burst_send
000000A1
000000A1 # spi_burst_send
00000003
000000B2
000000B2 # spi_burst_send
00000001
000000C3
000000C3 # spi_burst_send
000000D4
000000D4 # spi_burst_send
00000003
000000A4
000000A4 # tx_data write test
00000001
000000B4
000000B4 # tx_data write test
000000A5
000000A5 # spi_burst_send
000000B5
000000B5 # spi_burst_send
000000C5
000000C5 # spi_burst_send
000000D5
000000D5 # spi_burst_send
000000A7
000000A7 # spi_burst_send
000000B7
000000B7 # spi_burst_send
000000C7
000000C7 # spi_burst_send
00000002
000000D7
000000D7 # spi_burst_send
00000000
00000011 #basic read write
000000FF
000000FF # first test sck_div
000000AE
000000AE # min sck_div first spi_burst_send
000000AD