Ross Thompson
88cc473c68
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-05-24 13:00:50 -05:00
Ross Thompson
930fb67308
Trying to figure out why the parameterization slowed down modelsim so much.
2023-05-24 12:44:42 -05:00
Ross Thompson
2ddb8c7c78
Merge pull request #297 from davidharrishmc/dev
...
Verilator testbench changes
2023-05-22 13:29:54 -04:00
David Harris
163b05f1ce
Removed force from branch predictor initialization
2023-05-22 09:57:41 -07:00
David Harris
84dac82def
Initial testbench cleanup for Verilator
2023-05-22 09:51:46 -07:00
Ross Thompson
664231c0da
Merge branch 'localhistory'
...
Repair to wave file.
Created implementations of local history. Part of my Ph.D. research.
2023-05-22 10:13:31 -05:00
David Harris
7b0d1a7883
Factored FMA tests out of the main 32/64 f/d tests to run in parallel and speed up sim
2023-05-16 11:37:01 -07:00
Ross Thompson
3a98fb8680
Baseline localhistory with speculative repair built.
2023-05-05 15:23:45 -05:00
Ross Thompson
8b0791b6b5
I think ahead pipelining is working for local history.
2023-05-03 12:52:32 -05:00
Ross Thompson
0904a9b97f
Swapped the m and k parameters for local history predictor.
2023-05-02 10:52:41 -05:00
Kevin Wan
9ca738547e
fixed tests.vh test lines
2023-04-28 07:47:59 -07:00
Kevin Wan
39c9cd5ee9
added tests for pmppriority module
2023-04-27 16:12:43 -07:00
Noah Limpert
4ec31de316
complete camline coverage on IFU and LSU
2023-04-27 14:26:10 -07:00
Noah Limpert
a0e71c26cb
Add in a test that makes match 3 = 0 for all tlb lines
2023-04-20 14:50:06 -07:00
Noah Limpert
7ca44de126
Commiting changes to add coverage to ASID, Global, Megapage size checks.
2023-04-20 14:38:13 -07:00
David Harris
6e612a1693
Update tests.vh
...
Missing comma from merge
2023-04-19 06:23:05 -07:00
David Harris
4cbffd7972
Merge branch 'main' into coverage4
2023-04-19 06:16:07 -07:00
David Harris
b63dff098a
Merge branch 'main' into main
2023-04-19 04:50:12 -07:00
David Harris
156a098884
Merge branch 'main' into main
2023-04-19 04:46:51 -07:00
Alec Vercruysse
b3a3af8ed3
add D$ test case to trigger a FlushStage while SetDirtyWay=1
...
This hits some conditional coverage in each cacheway.
A cache store hit happens at the same time as a StoreAmoMisalignedFault.
2023-04-19 01:34:01 -07:00
Alec Vercruysse
cd803bfa44
Cover CacheWay edge case: CacheDataMem we=1 while ce=0.
...
This test basically triggers an i$ miss during a d$ (hit) store
operation. It requires some tricky timing (e.g. a flushD right
before the relevant store). I use a script to generate the test.
2023-04-19 01:34:01 -07:00
Liam
9b72d6ac37
Update tests.vh
2023-04-18 23:15:47 -07:00
Kevin Wan
771124e265
Completely covers all PMPCFG_ARRAY_REGW cases
2023-04-18 21:50:48 -07:00
Kevin Wan
1bdae2285d
PMPCFG_ARRAY_REGW cases
2023-04-18 18:43:50 -07:00
Kevin Thomas
db0ca8695a
Add PR#252 test file to coverage
2023-04-18 17:57:56 -05:00
Limnanthes Serafini
2d9de7b58f
Merge branch 'openhwgroup:main' into code_quality
2023-04-13 19:59:58 -07:00
Limnanthes Serafini
ff72cbc1b2
Finished up testbench reformatting
2023-04-13 19:18:26 -07:00
Limnanthes Serafini
b9c97c6a8c
Further indents
2023-04-13 19:07:43 -07:00
Limnanthes Serafini
44356559bc
testbench code visual improvements
2023-04-13 19:06:09 -07:00
David Harris
17ecb0103e
Merge pull request #243 from Noah-G-L/main
...
Pull Request to add tlbKP.S - Fill in cache lines
2023-04-13 18:13:04 -07:00
Limnanthes Serafini
2e809a4e69
A couple indents->spaces
2023-04-13 17:00:41 -07:00
Noah Limpert
d1cb3ca013
git did not seem to add tests.vh, trying again
2023-04-13 16:59:10 -07:00
Limnanthes Serafini
95586abe09
Merge branch 'cachesim' of https://github.com/AlecVercruysse/cvw into cachesim
2023-04-13 16:54:16 -07:00
Limnanthes Serafini
7d274eae74
Fix of InvalDelayed warning
2023-04-13 16:53:36 -07:00
Ross Thompson
10be07857c
Merge pull request #229 from davidharrishmc/dev
...
Turned on SVADU_SUPPORTED in rv32/64gc wally-config and in imperas.ic…
2023-04-12 12:21:03 -05:00
David Harris
e6cb928ab2
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
2023-04-12 02:57:33 -07:00
David Harris
bedb3f95eb
Swapped in svadu mmu tests
2023-04-12 02:06:52 -07:00
Limnanthes Serafini
65d29306ef
Merge branch 'openhwgroup:main' into cachesim
2023-04-12 01:34:45 -07:00
James Stine
811004ef9f
Update testbench-fp to run TestFloat for all FP operations
2023-04-11 22:16:20 -05:00
Limnanthes Serafini
a6545a0f47
Logger significantly improved.
2023-04-11 19:29:51 -07:00
Kevin Box
59e7c9371a
Create new pmp tests
...
configures all pmpcfg registers in each different address range.
2023-04-09 16:29:57 -07:00
David Harris
b27199e276
Added vm64check tests to cover IMMU vm64
2023-04-07 21:14:52 -07:00
eroom1966
47999784d6
fix break to simulation testbench
2023-04-06 14:45:41 +01:00
Ross Thompson
7cdd12a40a
Merge pull request #206 from AlecVercruysse/coverage2
...
i$ coverage improvements
2023-04-05 17:29:35 -05:00
Alec Vercruysse
8b6b96012d
add ram1p1rwe for read-only cache ways (remove byte-enable)
...
- increases coverage
2023-04-05 11:48:18 -07:00
Limnanthes Serafini
9cbc2a8e4c
Merge remote-tracking branch 'upstream/main' into cachesim
2023-04-05 09:53:05 -07:00
David Harris
7c71c21810
Merge pull request #201 from ross144/main
...
Improved d/i cache loggers
2023-04-05 06:40:14 -07:00
Limnanthes Serafini
49226a1eb2
Commenting, attribution for sim, minor log changes
2023-04-05 02:43:02 -07:00
Limnanthes Serafini
53cff56a97
Changed logging enables, debug mode in sim.
2023-04-04 23:49:35 -07:00
Limnanthes Serafini
6f7620e7c1
CacheSim edits, tests. I/D$ logging, Lim's version
2023-04-04 21:12:35 -07:00
Ross Thompson
02909b3c57
Fixed the d cache logger.
2023-04-04 14:19:19 -05:00
Ross Thompson
87e88a798f
Improved d/i cache logger.
2023-04-04 13:38:32 -05:00
eroom1966
adafc8037d
add support for Sstc
2023-04-04 17:20:00 +01:00
David Harris
4e2d80476e
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
2023-04-03 06:13:16 -07:00
James Stine
e513c315c9
Update one bug in testfloat - still have to fix fpdiv but others should now all work
2023-04-02 18:16:23 -05:00
David Harris
c1ec1cb09c
Added SSTC support to imperas.ic and wallyTracer. Fixes many of the privileged tests
2023-03-31 10:54:03 -07:00
Sydney Riley
4bd3121364
Manual merge in the coverage64gc
2023-03-29 15:25:27 -07:00
Sydney Riley
b0237eaa8b
Starting IFU tests including c.fld compressed instruction
2023-03-29 15:15:47 -07:00
David Harris
115c042015
Turned off hpm counters
2023-03-28 21:28:56 -07:00
David Harris
3dc1c6673d
Started adding fpu fctrl tests
2023-03-28 21:13:25 -07:00
Ross Thompson
d0f8db7939
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-03-28 16:31:50 -05:00
Ross Thompson
84860a062d
Modified the testbench to not use the loggers for unsupported configurations.
2023-03-28 16:27:54 -05:00
Ross Thompson
c65c9e52d4
Disable loggers by default.
2023-03-28 16:20:45 -05:00
Ross Thompson
650a1a8d7e
Now reports if there is a hit or miss.
2023-03-28 16:20:14 -05:00
Ross Thompson
ef26600689
Restored performance counter reports.
2023-03-28 16:15:05 -05:00
Ross Thompson
a5601ea264
Now have logging of i/d cache addresses, but the performance counter reports are x's.
2023-03-28 16:09:54 -05:00
Ross Thompson
e49cf8a028
Merge pull request #169 from davidharrishmc/dev
...
PMP Fix to issue 132
2023-03-28 11:49:00 -05:00
David Harris
2c8fcc24e0
Fixed bitrot in testfloat tests
2023-03-28 09:35:19 -07:00
David Harris
2427e43ffd
Moved rv32 peripheral tests using TEST-LIB to wally32priv because rv32imc doesn't support PMP
2023-03-28 09:08:48 -07:00
David Harris
2e238c15aa
CSRS privileged coverage test
2023-03-28 04:37:56 -07:00
Ross Thompson
514738ad96
Now reports i cache and d cache memory accesses.
2023-03-27 23:44:50 -05:00
Ross Thompson
059c73a4d2
First stab at the i cache logger.
2023-03-27 18:36:51 -05:00
Ross Thompson
67ddce4a6b
Added buildroot instructions back to readme. moved these instructions to the docs directory.
2023-03-27 14:45:55 -05:00
Ross Thompson
d9691c1542
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-03-27 10:22:48 -05:00
eroom1966
1a10e48ecf
update to allow running of ImperasDV with linux boot
...
optimize performance of the tracer
2023-03-27 09:46:16 +01:00
Lee Moore
4bb7dadc00
Merge branch 'openhwgroup:main' into add-linux
2023-03-27 09:44:13 +01:00
Ross Thompson
0afba56927
Updated GPIO signal names to reflect book.
2023-03-24 18:55:43 -05:00
Kip Macsai-Goren
74e0ece891
added working tests back into regression
2023-03-24 11:22:39 -07:00
David Harris
f1e87c5e69
Start of EBU coverage tests
2023-03-24 08:12:02 -07:00
David Harris
4e1bf6fbe0
Improved IEU and bitmanip test coverage
2023-03-23 14:24:41 -07:00
David Harris
121d1cea62
Added csrwrites.S test case for privileged tests
2023-03-23 10:55:32 -07:00
David Harris
ba4e0d2721
Merged bit manip
2023-03-23 06:55:29 -07:00
Kip Macsai-Goren
3a581c95a5
restored arch 64 bit manip tests
2023-03-22 15:45:54 -07:00
Kip Macsai-Goren
da2037f893
restored Imperas test names
2023-03-22 14:11:42 -07:00
David Harris
3b3aa942c7
Added coverage tests to regression coverage
2023-03-22 13:00:10 -07:00
Kevin Kim
1eb96e2221
Merge branch 'openhwgroup:main' into bit-manip
2023-03-22 10:33:15 -07:00
eroom1966
259fbc8d77
support linux
2023-03-22 17:10:32 +00:00
David Harris
f6bc499f34
Testbench improvements for coverage reporting and running Imperas suite to raise test coverage
2023-03-22 04:34:49 -07:00
Kevin Kim
3f46dff23e
Merge branch 'main' of https://github.com/openhwgroup/cvw into bit-manip
2023-03-21 11:20:05 -07:00
David Harris
fecb282ff7
Commented out failing tests related to sip and sie
2023-03-21 05:51:43 -07:00
Kevin Kim
82d52f892b
Merge branch 'main' of https://github.com/openhwgroup/cvw into bit-manip
2023-03-20 13:06:10 -07:00
Mike Thompson
59985ff8a2
Merge pull request #139 from ross144/main
...
Updates for book
2023-03-14 15:44:59 -04:00
Ross Thompson
673044f923
Modified branch logger to indicate when the warmup period is done.
...
The branch-predictor-simulator also changed to support this.
2023-03-13 13:26:27 -05:00
eroom1966
9ddfe52c9f
Fix MISA RO and UART addresses
...
It appears on inspection that the MISA register is read only in Wally
In which case this has now also been set in the ImperasDV representation
Also the Addresss for the UART R/W privileges are corrected
2023-03-13 11:07:19 +00:00
Ross Thompson
dea9dd962e
Added script to separate branch.log into separate logs for each benchmark.
2023-03-12 17:58:36 -05:00
Ross Thompson
187752a339
Modified the branch log to include markers for the start and end of tests with exclusion of warmup period.
2023-03-12 17:15:56 -05:00
eroom1966
0233130d9c
Enhancements to support the PMA ranges
2023-03-10 14:09:22 +00:00
Kevin Kim
2111e06195
Merge branch 'openhwgroup:main' into bit-manip
2023-03-09 12:45:41 -08:00
Ross Thompson
68b437ce92
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-03-09 13:29:38 -06:00
Ross Thompson
4db17cde2f
Updated testbench to record coremark performance counters.
...
Added comment about mtval probably not being correct for compressed instructions.
2023-03-08 17:11:27 -06:00