Limnanthes Serafini
|
6fddc591b5
|
Finished up testbench reformatting
|
2023-04-13 19:18:26 -07:00 |
|
Limnanthes Serafini
|
99cd913d75
|
Further indents
|
2023-04-13 19:07:43 -07:00 |
|
Limnanthes Serafini
|
0862688168
|
testbench code visual improvements
|
2023-04-13 19:06:09 -07:00 |
|
Limnanthes Serafini
|
51f6561476
|
A couple indents->spaces
|
2023-04-13 17:00:41 -07:00 |
|
Limnanthes Serafini
|
ecce9b0ce1
|
Fix of InvalDelayed warning
|
2023-04-13 16:53:36 -07:00 |
|
Limnanthes Serafini
|
11a5b23bb8
|
Logger significantly improved.
|
2023-04-11 19:29:51 -07:00 |
|
Ross Thompson
|
f2c26ff886
|
Merge pull request #206 from AlecVercruysse/coverage2
i$ coverage improvements
|
2023-04-05 17:29:35 -05:00 |
|
Alec Vercruysse
|
277f507e9a
|
add ram1p1rwe for read-only cache ways (remove byte-enable)
- increases coverage
|
2023-04-05 11:48:18 -07:00 |
|
Limnanthes Serafini
|
7de772dcfe
|
Merge remote-tracking branch 'upstream/main' into cachesim
|
2023-04-05 09:53:05 -07:00 |
|
Limnanthes Serafini
|
c42d798ff4
|
Commenting, attribution for sim, minor log changes
|
2023-04-05 02:43:02 -07:00 |
|
Limnanthes Serafini
|
6abd4ee1b7
|
Changed logging enables, debug mode in sim.
|
2023-04-04 23:49:35 -07:00 |
|
Limnanthes Serafini
|
8f3413f0d5
|
CacheSim edits, tests. I/D$ logging, Lim's version
|
2023-04-04 21:12:35 -07:00 |
|
Ross Thompson
|
5b188f239b
|
Fixed the d cache logger.
|
2023-04-04 14:19:19 -05:00 |
|
Ross Thompson
|
b1a805d1f6
|
Improved d/i cache logger.
|
2023-04-04 13:38:32 -05:00 |
|
David Harris
|
4c41589329
|
Turned off hpm counters
|
2023-03-28 21:28:56 -07:00 |
|
Ross Thompson
|
b4338a5a50
|
Modified the testbench to not use the loggers for unsupported configurations.
|
2023-03-28 16:27:54 -05:00 |
|
Ross Thompson
|
34dd2850e0
|
Disable loggers by default.
|
2023-03-28 16:20:45 -05:00 |
|
Ross Thompson
|
cef75cfe06
|
Now reports if there is a hit or miss.
|
2023-03-28 16:20:14 -05:00 |
|
Ross Thompson
|
a48049f6fe
|
Restored performance counter reports.
|
2023-03-28 16:15:05 -05:00 |
|
Ross Thompson
|
7cc8d4f20c
|
Now have logging of i/d cache addresses, but the performance counter reports are x's.
|
2023-03-28 16:09:54 -05:00 |
|
Ross Thompson
|
108ad671cf
|
Now reports i cache and d cache memory accesses.
|
2023-03-27 23:44:50 -05:00 |
|
Ross Thompson
|
510a0bb3ba
|
First stab at the i cache logger.
|
2023-03-27 18:36:51 -05:00 |
|
Ross Thompson
|
78ab9f59af
|
Updated GPIO signal names to reflect book.
|
2023-03-24 18:55:43 -05:00 |
|
David Harris
|
3fb9d1fcd0
|
Merged bit manip
|
2023-03-23 06:55:29 -07:00 |
|
David Harris
|
c1adc09da0
|
Added coverage tests to regression coverage
|
2023-03-22 13:00:10 -07:00 |
|
Kevin Kim
|
07a43e1935
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into bit-manip
|
2023-03-20 13:06:10 -07:00 |
|
Ross Thompson
|
2d49c4582c
|
Modified branch logger to indicate when the warmup period is done.
The branch-predictor-simulator also changed to support this.
|
2023-03-13 13:26:27 -05:00 |
|
Ross Thompson
|
ae42150519
|
Added script to separate branch.log into separate logs for each benchmark.
|
2023-03-12 17:58:36 -05:00 |
|
Ross Thompson
|
568d0031d2
|
Modified the branch log to include markers for the start and end of tests with exclusion of warmup period.
|
2023-03-12 17:15:56 -05:00 |
|
Ross Thompson
|
6d2d7d181e
|
Updated testbench to record coremark performance counters.
Added comment about mtval probably not being correct for compressed instructions.
|
2023-03-08 17:11:27 -06:00 |
|
Kip Macsai-Goren
|
1ceaaad592
|
Merge remote-tracking branch 'upstream/main' into bit-manip
|
2023-03-07 13:45:04 -08:00 |
|
Kip Macsai-Goren
|
e76e7120c0
|
Merge remote-tracking branch 'upstream/main' into bit-manip
|
2023-03-04 14:43:12 -08:00 |
|
Ross Thompson
|
cab6b9dfc8
|
Fixed a bunch of odd bugs with the test bench preventing correct measurement of performance counters.
|
2023-03-03 17:49:44 -06:00 |
|
Ross Thompson
|
2d0512936b
|
Fixed batch mode regression test to work with hpmc loggic.
Added logic to exclude the embench warmups from preformance counters.
|
2023-03-03 14:59:20 -06:00 |
|
Ross Thompson
|
1c381b0546
|
Setup the testbench to exclude the warmup from performance counter reports.
|
2023-03-03 13:10:01 -06:00 |
|
Ross Thompson
|
f6e97cf516
|
Added performance new counter prints to testbench.
|
2023-03-03 10:42:52 -06:00 |
|
Kip Macsai-Goren
|
c64723fd5a
|
removed comment out on stop in testbench
|
2023-02-22 20:47:14 -08:00 |
|
Kip Macsai-Goren
|
b658329118
|
Cleaned up consolidated arch_b tests from tests.vh
|
2023-02-22 20:35:01 -08:00 |
|
Kip Macsai-Goren
|
66833f15f2
|
Merge remote-tracking branch 'upstream/main' into main
|
2023-02-21 14:48:41 -08:00 |
|
Kevin Kim
|
bb252acfbe
|
added individual zb tests in tests.vh and testbench
- also minor alu/controller configurability changes
|
2023-02-21 11:52:05 -08:00 |
|
Kevin Kim
|
d863f77996
|
added arch32b tests (giving errors in sim however)
|
2023-02-20 14:39:34 -08:00 |
|
Ross Thompson
|
100e100835
|
reset branch predictor after each test.
|
2023-02-19 23:48:37 -06:00 |
|
Ross Thompson
|
0d79c0cebe
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-02-19 22:54:27 -06:00 |
|
Ross Thompson
|
9ee48637dc
|
Possibly much better branch predictor implemention.
The complexity is significantly reduced.
|
2023-02-19 00:17:37 -06:00 |
|
Kip Macsai-Goren
|
883a6ca005
|
merge upstream synth changes
|
2023-02-18 14:35:19 -08:00 |
|
David Harris
|
0da32a41f6
|
moved riscvassertons to its own file, added proper license headers to testbench support files
|
2023-02-16 19:40:27 -08:00 |
|
David Harris
|
c3cc2f98d6
|
Reverted lab3 changes in dev branch
|
2023-02-16 18:10:05 -08:00 |
|
David Harris
|
5fef9de80e
|
Merge branch 'lab3_2023' of https://github.com/openhwgroup/cvw into dev
|
2023-02-16 17:57:51 -08:00 |
|
David Harris
|
0b569e3ed4
|
Update testbench.sv
|
2023-02-16 17:55:46 -08:00 |
|
David Harris
|
631008f06a
|
Update testbench.sv
|
2023-02-16 17:54:27 -08:00 |
|