Katherine Parry
|
aca6f0d4e6
|
removed ethe second bit from fma alignment shift
|
2022-12-30 12:07:44 -06:00 |
|
Katherine Parry
|
5844a596a3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-12-30 09:56:35 -06:00 |
|
David Harris
|
e9b314f902
|
fdiv cleanup, reduce number of rv32f fma_b15 tests being run to speed up regression
|
2022-12-30 06:40:25 -08:00 |
|
Katherine Parry
|
90eb4fc1f1
|
minor optimizations and renaming
|
2022-12-29 15:54:17 -06:00 |
|
Katherine Parry
|
1b4fa38510
|
one bitt removed from inital lignment shift
|
2022-12-28 17:46:53 -06:00 |
|
Cedar Turek
|
4ed2c6255c
|
idiv passing radix 2, four copies
|
2022-12-27 22:10:48 -08:00 |
|
David Harris
|
87abed6722
|
cleanup
|
2022-12-27 21:29:36 -08:00 |
|
David Harris
|
6cf73cdaee
|
Fixed floating Sqrt signal when floating point is disabled, causing REMU tohang during buildroot around 3.2M
|
2022-12-27 21:24:38 -08:00 |
|
David Harris
|
2de66e9eef
|
Moved fdivsqrtexpcalc to its own file
|
2022-12-26 08:45:43 -08:00 |
|
David Harris
|
7e77a39d32
|
Restored missing floating point load/store tests
|
2022-12-25 22:28:14 -08:00 |
|
Katherine Parry
|
4b50ffac91
|
reworked negitive sticky bit handeling in fma
|
2022-12-23 17:01:34 -06:00 |
|
Ross Thompson
|
98b824c4c4
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-12-22 22:51:33 -06:00 |
|
Ross Thompson
|
206bc7daa6
|
Closing in on icache flushed by FlushD rather than TrapM.
|
2022-12-22 20:19:09 -06:00 |
|
Kip Macsai-Goren
|
a768d70093
|
Added status.tvm bit test that passes make and regression
|
2022-12-22 14:43:22 -08:00 |
|
David Harris
|
8bc753a291
|
Added assertion about atomics needing caches
|
2022-12-21 13:57:28 -08:00 |
|
Ross Thompson
|
3d95aa3423
|
Added timeout check to testbench.
A watchdog checks the value of PCW. If it does not change within 1M cycles immediately stop simulation and report an error.
|
2022-12-21 09:18:00 -06:00 |
|
Ross Thompson
|
376b01fcb8
|
Attempted to make a cache test.
|
2022-12-18 17:15:08 -06:00 |
|
Ross Thompson
|
ebdac1a9d0
|
Updated tests for fpga and BP.
|
2022-12-18 16:24:26 -06:00 |
|
David Harris
|
2457448e29
|
Renamed DIV_BITSPERCYCLE to IDIV_BITSPERCYCLE
|
2022-12-15 08:23:34 -08:00 |
|
cturek
|
f57211bb49
|
Fixed D sizing issues across fdivsqrt. Fixed preproc to accept either int or float inputs
|
2022-12-10 21:56:35 +00:00 |
|
Kip Macsai-Goren
|
f486a763d9
|
Addded fix for 32 bit periph test and added test to regression
|
2022-12-06 09:56:08 -08:00 |
|
Kip Macsai-Goren
|
2dfa426e10
|
added passing GPIO test to 64 bit tests
|
2022-12-05 21:31:00 -08:00 |
|
Kip Macsai-Goren
|
c6c0ef05db
|
commented out periph test from wally32 periph so rv32ic doesn't hang
|
2022-12-05 20:23:16 -08:00 |
|
Kip Macsai-Goren
|
ae32e2a9ee
|
added passing tests to regression
|
2022-12-05 20:16:02 -08:00 |
|
Kip Macsai-Goren
|
282d06b45f
|
added -01 to all WALLY tests
|
2022-12-05 20:16:02 -08:00 |
|
Ross Thompson
|
128b3d20e7
|
Updated riscv arch test removed misaligned1.
|
2022-12-04 00:18:10 +00:00 |
|
Ross Thompson
|
de99663b97
|
Revert "Changed weird D sizing. Better names in preproc. Finalized Int/Float input to divider."
This reverts commit 70b89e5214.
|
2022-12-04 00:01:58 +00:00 |
|
cturek
|
70b89e5214
|
Changed weird D sizing. Better names in preproc. Finalized Int/Float input to divider.
|
2022-12-02 21:44:29 +00:00 |
|
David Harris
|
9c1b7e53e4
|
FPU divider working with execute stage stall
|
2022-12-02 11:11:53 -08:00 |
|
David Harris
|
4c6003d9e2
|
update test list
|
2022-12-02 04:28:47 -08:00 |
|
David Harris
|
ed39099405
|
reorder tests
|
2022-12-01 16:27:33 -08:00 |
|
David Harris
|
f64c0589fe
|
FPU test list
|
2022-12-01 10:18:36 -08:00 |
|
Ross Thompson
|
bfd238a4fc
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-11-30 13:30:37 -06:00 |
|
Ross Thompson
|
5e5cca6ae1
|
Turns out the merge of dirty and tag bits is complicated by the need to have byte write enables rather than bit write enables. Putting on hold for now.
|
2022-11-30 11:01:25 -06:00 |
|
Ross Thompson
|
ac3e02692b
|
Preparing to merge dirty and tag srams.
|
2022-11-30 10:40:48 -06:00 |
|
Ross Thompson
|
8692ccbafb
|
Intermediate commit. Replaced flip flop dirty bit array with sram.
|
2022-11-30 00:08:31 -06:00 |
|
cturek
|
e28a6901a9
|
div tests in sim-wally
|
2022-11-30 02:32:04 +00:00 |
|
Kip Macsai-Goren
|
26b4147f40
|
added failing satp invalid tests to regression
|
2022-11-29 10:43:38 -08:00 |
|
cturek
|
3fbccbf119
|
Updated testbench/wave for fdivsqrt new start signals
|
2022-11-22 22:22:26 +00:00 |
|
cturek
|
d5c5450f8d
|
Reoredered tests for arch32m
|
2022-11-09 18:42:00 +00:00 |
|
cturek
|
333da5c945
|
Added n, p, and m signals between fdivsqrt submodules. Added w64 and mdue to divsqrt testbench.
|
2022-11-06 22:08:18 +00:00 |
|
David Harris
|
c78643f4e4
|
Reorder embench tests to prevent crash
|
2022-11-04 15:21:51 -07:00 |
|
Ross Thompson
|
ae7a71c0f4
|
Created one off test to replicate the floating point forwarding hazard bug.
|
2022-10-22 16:29:12 -05:00 |
|
Kip Macsai-Goren
|
d5cd67cf09
|
fixed endianness mstatush problem, passes make, not regression
|
2022-10-04 17:37:39 +00:00 |
|
David Harris
|
fce927810a
|
Fixed testbench-fp to support all again
|
2022-09-21 13:19:48 -07:00 |
|
David Harris
|
3b0714b059
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-09-21 10:35:11 -07:00 |
|
David Harris
|
1c8581dd6d
|
Simplified shipping in divshiftcalc; enhanced testbench-fp to be able to run all 32-bit tests generated by sqrttest
|
2022-09-21 10:35:08 -07:00 |
|
Ross Thompson
|
91fcca9d17
|
Merged together bram1p1rw with sram1p1rw as sram1p1rw.
Fixed a major issue with the real SRAM implemenation.
|
2022-09-21 12:20:00 -05:00 |
|
David Harris
|
8647de5ee4
|
make QmM size b+1 indpenedent of radix
|
2022-09-20 03:25:09 -07:00 |
|
David Harris
|
1e6bd26bb6
|
Removed EarlyTermShift from fdiv
|
2022-09-19 08:44:23 -07:00 |
|