8945 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
David Harris	8f09240e6c	Simplified outdated documentation pointers	2024-06-14 03:42:15 -07:00
David Harris	b1c9450b4a	Code cleanup: RAM, fdivsqrt	2024-06-14 03:35:05 -07:00
David Harris	6789f32154	Starting code cleanup	2024-06-14 02:54:43 -07:00
David Harris	334b616d6f	Removed redundant apt-get line	2024-06-14 02:52:27 -07:00
David Harris	fb75fe461c	Remove stale questa wkdir before regression	2024-06-14 02:51:55 -07:00
Matthew	6ae7ac9a6d	Implement DCSR (Writes are broken)	2024-06-14 00:35:20 -05:00
Matthew	d319703d75	update jtag id	2024-06-13 23:22:39 -05:00
Rose Thompson	b77fcd70e6	Merge branch 'main' of https://github.com/openhwgroup/cvw	2024-06-13 13:58:07 -05:00
Matthew-Otto	f3ff6712c9	Merge branch 'openhwgroup:main' into main	2024-06-12 22:43:10 -05:00
Matthew	d21e5b1fca	fix scanning when XLEN != FLEN	2024-06-12 22:41:48 -05:00
Matthew	61eba041e4	fix whitespace in fregfile.sv	2024-06-12 22:27:25 -05:00
Matthew	6f1f3b719a	Alls CSRS tested (Read only)	2024-06-12 10:28:42 -05:00
Matthew	31f437b429	fixed GPR/FPR scan regression	2024-06-12 10:10:32 -05:00
David Harris	312c9c9f55	Updated logger to new IClass signal name	2024-06-12 07:24:05 -07:00
David Harris	28142eff64	Formatting shiftcorrection	2024-06-12 04:25:13 -07:00
David Harris	544aa7cd8d	shiftcorrection cleanup	2024-06-12 04:13:51 -07:00
David Harris	b7e2f34966	shiftcorrection cleanup	2024-06-12 03:59:55 -07:00
Matthew	c8e5a33ae7	cleanup repo, still WIP	2024-06-11 23:04:44 -05:00
Matthew	abff0bbab4	(WIP) make all CSRs scannable by DM	2024-06-11 22:42:30 -05:00
Rose Thompson	46cc64b76f	Merge pull request #830 from davidharrishmc/dev ... Regression improvement and FPU simplification	2024-06-11 13:18:11 -07:00
David Harris	29fe5983e2	Fixed testfloat regression and added bitmanip/crypto variants	2024-06-11 12:32:11 -07:00
James Stine	f5e22fccbb	update csrm to add dpc and dcsr	2024-06-10 17:31:14 -05:00
Rose Thompson	c5b1338697	Merge pull request #829 from davidharrishmc/dev ... Various small optimizations	2024-06-10 12:40:49 -07:00
David Harris	e02c1008bc	postprocessor shift amount simplification	2024-06-10 07:55:35 -07:00
David Harris	3284dd2112	Removed unnecessary Zero checking on FmaPreResultSubnorm	2024-06-10 07:45:03 -07:00
David Harris	4c066c078f	Removing two unnecessary 0's from fmashiftcalc interface	2024-06-10 07:38:03 -07:00
David Harris	1873064be5	Simplified fround exact case	2024-06-10 06:23:42 -07:00
David Harris	5094122048	Simplifying fround	2024-06-10 06:11:55 -07:00
David Harris	9bd5bd837b	Removed duplicate bpred 10_16_16 entries from derivlist	2024-06-10 04:48:24 -07:00
David Harris	b4bddf13e6	Fixed typo in derivgen	2024-06-10 04:40:01 -07:00
David Harris	8b887755c9	Simplified 3:1 mux to 2:1 mux when only Zbkc is supported and clmulr is not needed	2024-06-10 02:34:35 -07:00
James Stine	4675614802	another csr debug.vh update	2024-06-09 23:47:04 -05:00
James Stine	d2f55b44f5	update csrs so there is a record of them	2024-06-09 23:33:24 -05:00
James Stine	cb37beaccd	minor comments	2024-06-09 18:53:51 -05:00
Matthew	5ba6e4da0f	DM accesses to DPC address point to PCM	2024-06-09 15:42:21 -05:00
Matthew-Otto	2fc214bb2d	Merge branch 'openhwgroup:main' into main	2024-06-09 13:42:53 -05:00
James Stine	74a7f47085	Merge branch 'main' of github.com:stineje/cvw	2024-06-09 12:06:28 -05:00
James Stine	f488cd7274	remove bad jlink command from openocd.cfg	2024-06-09 12:05:39 -05:00
James Stine	fb81f03ab6	update sample program	2024-06-09 11:46:35 -05:00
Matthew	8e9b245af2	Merge branch 'main' of https://github.com/stineje/cvw	2024-06-09 11:27:02 -05:00
Matthew	95df21ff1e	improve hart status signalling	2024-06-09 11:26:58 -05:00
Matthew	7f63daa49c	convert debug script to TCL interface, remove telnetlib dependency	2024-06-09 11:25:28 -05:00
James Stine	67a6e3a24b	comment update in csrm.sv	2024-06-09 10:49:14 -05:00
James Stine	42af10dabf	minor fix of DSCR naming comment	2024-06-09 10:43:43 -05:00
James Stine	97cf2fdd23	update some comments on debug	2024-06-09 10:32:13 -05:00
James Stine	c3243caacf	add simple debug test for riscv-none-elf-gdb	2024-06-08 18:12:10 -05:00
James Stine	4fad0b0249	change names of debug/chain output	2024-06-08 12:43:01 -05:00
Matthew	5f5938f3b5	add FP registers to debug scan chain	2024-06-07 23:18:44 -05:00
James Stine	0d4e0f8b5f	fix silly typo with comment in hw_debug_test.py	2024-06-06 18:13:37 -05:00
James Stine	12a4f2b97e	initial work on dm for FP regs in debug spec	2024-06-06 18:12:43 -05:00