Ross Thompson
|
9e93f21990
|
Updated covergen to not include stores as they are incomplete.
Modified makefile riscv-dv to not simulation only generate tests.
|
2024-06-19 15:13:49 -07:00 |
|
Ross Thompson
|
685f4d3807
|
Removed the last of the ***.
|
2024-06-19 14:00:31 -07:00 |
|
Ross Thompson
|
2d8973df1d
|
Updated wavefile to use new names.
|
2024-06-19 13:57:28 -07:00 |
|
Ross Thompson
|
64712d2243
|
Updated wave to match changes in testbench.
|
2024-06-19 13:51:50 -07:00 |
|
Ross Thompson
|
d368f2e77e
|
Removed *** from testbench.
|
2024-06-19 13:51:37 -07:00 |
|
Ross Thompson
|
7f0ba87231
|
Updated comments in uart.
|
2024-06-19 13:51:30 -07:00 |
|
Ross Thompson
|
91c844ca45
|
Removed more *** from camline and csrc.
|
2024-06-19 12:31:50 -07:00 |
|
Ross Thompson
|
576f1b9e59
|
Moved the *** from trap to an issue.
|
2024-06-19 12:31:24 -07:00 |
|
Ross Thompson
|
9b6b6617af
|
Cleaned up hptw.
|
2024-06-19 12:02:56 -07:00 |
|
Ross Thompson
|
24916d42e2
|
Refactored TLBMiss and TLBMissOrUpdateA(D) to simplify spill, ifu, lsu, and hptw.
|
2024-06-19 11:40:02 -07:00 |
|
Ross Thompson
|
71f267a17a
|
Added InstrUpdateDAF to the HPTW.
|
2024-06-19 11:09:49 -07:00 |
|
Ross Thompson
|
77523c52c2
|
LSU no longer has ***.
|
2024-06-19 10:56:07 -07:00 |
|
Ross Thompson
|
5e5ca0809f
|
Removed more *** from lsu and updated assertions for dtim.
|
2024-06-19 10:52:51 -07:00 |
|
Ross Thompson
|
4911642427
|
Removed *** and updated comments for bpred and align.
|
2024-06-19 10:31:44 -07:00 |
|
Ross Thompson
|
f0e5bbef0c
|
Removed remaining *** from IFU.
|
2024-06-19 09:52:40 -07:00 |
|
Ross Thompson
|
cc58bfdcf3
|
Removed more *** from the ifu.
|
2024-06-19 09:49:17 -07:00 |
|
Ross Thompson
|
ab1ee3d69b
|
Removed *** from IFU, lrcs.
|
2024-06-19 09:40:35 -07:00 |
|
Ross Thompson
|
c5dac4d775
|
Removed *** from fpga top.
|
2024-06-19 09:28:21 -07:00 |
|
Ross Thompson
|
ab1af0fabf
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
|
2024-06-19 09:25:39 -07:00 |
|
David Harris
|
1f569ed6f8
|
Merge pull request #838 from jordancarlin/vcs_fix
Update VCS RTL file exclusions with renamed ram
|
2024-06-19 05:29:40 -07:00 |
|
Jordan Carlin
|
00ccd80479
|
Update VCS RTL file exclusions with renamed ram
|
2024-06-18 22:47:00 -07:00 |
|
Rose Thompson
|
d2933edee4
|
Merge pull request #836 from davidharrishmc/dev
Code Cleanup: Lint Improvements
|
2024-06-18 08:56:17 -07:00 |
|
David Harris
|
301ded05f8
|
Unused signal cleanup
|
2024-06-18 08:15:48 -07:00 |
|
David Harris
|
cb563e8018
|
Clean up unused signals
|
2024-06-18 08:07:14 -07:00 |
|
David Harris
|
c1fd7a9589
|
Removed unused signals
|
2024-06-18 07:28:52 -07:00 |
|
Jordan Carlin
|
a493b9b131
|
Merge pull request #835 from davidharrishmc/dev
Fixed Issue #752 of Verilator simulation by changing LRUMemory to be …
|
2024-06-18 07:27:35 -07:00 |
|
David Harris
|
8bae52b09d
|
Lint cleanup of unused signals
|
2024-06-18 06:49:17 -07:00 |
|
David Harris
|
45f505250c
|
Lint cleanup
|
2024-06-18 06:23:43 -07:00 |
|
David Harris
|
3fa37b0233
|
Lint cleanup
|
2024-06-18 06:15:17 -07:00 |
|
David Harris
|
cac67aae4f
|
Lint cleanup
|
2024-06-18 05:58:54 -07:00 |
|
David Harris
|
ecae1100f6
|
Lint cleanup
|
2024-06-18 05:49:49 -07:00 |
|
David Harris
|
7509e856df
|
Removed asynchronous reset causing lint issue in peripherals
|
2024-06-18 05:49:12 -07:00 |
|
David Harris
|
2fc9edff45
|
Fixed Issue #752 of Verilator simulation by changing LRUMemory to be nonblocking now that Verilator handles this construct properly
|
2024-06-18 04:40:38 -07:00 |
|
Rose Thompson
|
54c07265ba
|
Merge pull request #833 from davidharrishmc/dev
Code cleanup in anticipation of code review
|
2024-06-14 21:06:47 -07:00 |
|
David Harris
|
4a4bbdfc43
|
More code cleanup
|
2024-06-14 09:50:07 -07:00 |
|
David Harris
|
bfd3c9fe86
|
Fixed gettenvval when variable is undefined per verilator Issue 5179
|
2024-06-14 07:09:53 -07:00 |
|
David Harris
|
53477b2c85
|
Code cleanup
|
2024-06-14 07:08:17 -07:00 |
|
David Harris
|
8f09240e6c
|
Simplified outdated documentation pointers
|
2024-06-14 03:42:15 -07:00 |
|
David Harris
|
b1c9450b4a
|
Code cleanup: RAM, fdivsqrt
|
2024-06-14 03:35:05 -07:00 |
|
David Harris
|
6789f32154
|
Starting code cleanup
|
2024-06-14 02:54:43 -07:00 |
|
David Harris
|
334b616d6f
|
Removed redundant apt-get line
|
2024-06-14 02:52:27 -07:00 |
|
David Harris
|
fb75fe461c
|
Remove stale questa wkdir before regression
|
2024-06-14 02:51:55 -07:00 |
|
Rose Thompson
|
b77fcd70e6
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-06-13 13:58:07 -05:00 |
|
David Harris
|
312c9c9f55
|
Updated logger to new IClass signal name
|
2024-06-12 07:24:05 -07:00 |
|
David Harris
|
28142eff64
|
Formatting shiftcorrection
|
2024-06-12 04:25:13 -07:00 |
|
David Harris
|
544aa7cd8d
|
shiftcorrection cleanup
|
2024-06-12 04:13:51 -07:00 |
|
David Harris
|
b7e2f34966
|
shiftcorrection cleanup
|
2024-06-12 03:59:55 -07:00 |
|
Rose Thompson
|
46cc64b76f
|
Merge pull request #830 from davidharrishmc/dev
Regression improvement and FPU simplification
|
2024-06-11 13:18:11 -07:00 |
|
David Harris
|
29fe5983e2
|
Fixed testfloat regression and added bitmanip/crypto variants
|
2024-06-11 12:32:11 -07:00 |
|
Rose Thompson
|
c5b1338697
|
Merge pull request #829 from davidharrishmc/dev
Various small optimizations
|
2024-06-10 12:40:49 -07:00 |
|