9263 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Rose Thompson	249db9cf45	Merge pull request #925 from JacobPease/main ... Update PREADY signal to not stall during transmission on reads to read only registers.	2024-08-21 12:44:57 -07:00
Jacob Pease	938879c5a4	Update PREADY signal to not stall during transmission on reads to read only registers.	2024-08-21 12:39:01 -05:00
David Harris	6f19ad554f	Merge pull request #923 from 10x-Engineers/rvvi_setup ... Adding regression for RVVI FC	2024-08-21 05:22:38 -07:00
Huda-10xe	b315a8e338	Adding regression commands to Makefile	2024-08-21 15:45:23 +05:00
Rose Thompson	91a41ed791	Merge pull request #922 from JacobPease/main ... SPI Clock Polarity and Phase fixes	2024-08-20 14:54:53 -07:00
Jacob Pease	b7edffdfd4	Removed now inaccurate comments.	2024-08-20 16:38:15 -05:00
Jacob Pease	77d75f34f8	Merge branch 'main' of github.com:openhwgroup/cvw	2024-08-20 16:24:46 -05:00
Jacob Pease	d8b75440b6	With Naiche's help, we fixed the SPI controllers clock polarity and phase settings. Added conditions to the SPI regression tests.	2024-08-20 16:24:37 -05:00
Jacob Pease	43b17b5058	Update SPI peripheral to accept writes to FIFO always. Worked on this together with Naiche and Rose.	2024-08-20 14:40:50 -05:00
Rose Thompson	5e61e9339d	Merge pull request #920 from JacobPease/main ... Added dynamic SDC Clock selector in bootloader code.	2024-08-20 10:23:13 -07:00
Jacob Pease	9fae5dfc0a	Added dynamic SDC Clock selector in bootloader code.	2024-08-20 12:19:49 -05:00
David Harris	d3621318c0	Merge pull request #918 from jordancarlin/fp_tests_make ... Testfloat vector generation refactoring + root Makefile cleanup	2024-08-17 04:32:45 -07:00
David Harris	32a8a6b3d1	Merge pull request #873 from Shreesh-Kulkarni/main ... Modified riscv-isacov and riscv-ctg files to support some missing quad instructions.	2024-08-16 11:10:35 -07:00
Rose Thompson	ba3a2c27a7	Merge pull request #919 from jordancarlin/riscof_jobs ... Set RISCOF jobs based on number of cores	2024-08-16 08:53:39 -07:00
Jordan Carlin	895e259a95	Set riscof jobs based on number of cores	2024-08-15 19:02:48 -07:00
Jordan Carlin	3043e0ce6e	Fix typo	2024-08-15 19:01:34 -07:00
Jordan Carlin	02f93655ba	Remove compiled softfloat binary	2024-08-15 19:01:13 -07:00
Jordan Carlin	00edbd0d95	Testfloat vector generation refactoring	2024-08-15 18:53:26 -07:00
Jordan Carlin	1c8d6c9137	Merge branch 'main' of https://github.com/openhwgroup/cvw into make	2024-08-15 13:42:07 -07:00
Rose Thompson	e8ddf601a0	Merge pull request #916 from jordancarlin/FPGA_makefile ... FPGA Makefile refactoring	2024-08-15 12:42:04 -07:00
Jordan Carlin	8ca4a5f20e	FPGA Makefile refactoring	2024-08-15 11:58:40 -07:00
Jordan Carlin	09122f91c8	Update root Makefile	2024-08-15 11:22:32 -07:00
David Harris	05b776219b	Merge pull request #915 from jordancarlin/gitignore ... Refactor gitignore	2024-08-15 11:19:12 -07:00
Jordan Carlin	d9d5fc0827	Refactor gitignore	2024-08-15 11:14:22 -07:00
Rose Thompson	3e773d5359	Merge pull request #914 from davidharrishmc/dev ... Fix URO HPM counters not trapping on write	2024-08-15 10:52:05 -07:00
David Harris	e5d262063f	Detect illegal writes to URO HPM counters	2024-08-15 10:43:20 -07:00
Rose Thompson	e0784b2129	Merge pull request #902 from jordancarlin/build_zsbl ... Build zsbl in main Makefile	2024-08-15 07:49:07 -07:00
David Harris	5946f833d2	Added header for imperas.ic	2024-08-15 06:49:19 -07:00
Rose Thompson	3e49c9e762	Merge pull request #907 from jordancarlin/hardcoded_riscv ... Update linker scripts to avoid hardcoded /opt/riscv	2024-08-14 15:34:08 -07:00
Jordan Carlin	32f4112f1e	Merge pull request #912 from davidharrishmc/dev ... Fixed c.slli hint discovered by Lee (Issue 910)	2024-08-13 22:18:49 -07:00
David Harris	125884eb74	Fixes mstatus.FS to also be set when a FP operation sets a floating-point flag even if it doesnt write a FP register	2024-08-13 07:34:58 -07:00
David Harris	705ee60618	Fixed c.slli hint discovered by Lee (Issue 910)	2024-08-13 06:45:45 -07:00
Jordan Carlin	ffcf9a3973	Merge pull request #903 from davidharrishmc/dev ... Updated regression to avoid iter-elf and fix missing --lockstep	2024-08-11 13:17:13 -07:00
David Harris	2b9de52924	Merge pull request #906 from jordancarlin/installation ... More robust gcc activation method for older distros	2024-08-10 03:37:16 -07:00
Jordan Carlin	564ce83e11	Update linker scripts to avoid hardcoded /opt/riscv	2024-08-09 20:15:28 -07:00
Jordan Carlin	f534a75a09	Update gcc activation method for old distros	2024-08-09 17:07:33 -07:00
David Harris	bb13c3d7a0	Merge branch 'main' of https://github.com/openhwgroup/cvw into dev	2024-08-09 06:50:19 -07:00
David Harris	fa772c652a	Merge pull request #904 from jordancarlin/installation ... More installation updates	2024-08-09 06:49:46 -07:00
David Harris	e18d6b2744	Fixed lockstep simulation of directory of ELF files	2024-08-09 06:18:38 -07:00
Jordan Carlin	1f39b60619	Update python venv prompt	2024-08-08 22:04:27 -07:00
Jordan Carlin	5f0bc114fd	filter more console output	2024-08-08 22:03:45 -07:00
David Harris	b334dc50a4	Fixed fldsp decompress with rd = 0	2024-08-08 21:45:57 -07:00
David Harris	a59a5f2f4c	Updated regression to avoid iter-elf	2024-08-08 21:03:59 -07:00
Jordan Carlin	3a4018fa3d	Add zsbl to makefile	2024-08-08 20:53:40 -07:00
David Harris	d4a8377406	Merge pull request #862 from jordancarlin/verilator_fixes ... Remove Verilator hack	2024-08-08 20:50:50 -07:00
Jordan Carlin	16e2d65865	Remove boot.mem	2024-08-08 20:27:51 -07:00
David Harris	bc70f0b933	Merge pull request #869 from jordancarlin/installation ... Installation and setup overhaul	2024-08-08 15:39:23 -07:00
Rose Thompson	5299eef6a6	Merge pull request #901 from JacobPease/main ... Turned off RVVI by default.	2024-08-08 13:53:10 -05:00
Jacob Pease	8c96c06022	Commented out rvvi debug probes in wally.tcl.	2024-08-08 13:52:53 -05:00
Jacob Pease	ed0c826d74	Turned off RVVI by default.	2024-08-08 13:50:11 -05:00