forked from Github_Repos/cvw
fc7016eea6
Fixed logic for trace update in the M and W stages. The M stage should not update if there is an instruction fault. |
||
---|---|---|
.. | ||
common | ||
imperas-boottim.txt | ||
testbench-coremark_bare.sv | ||
testbench-coremark.sv | ||
testbench-imperas.sv | ||
testbench-linux.sv | ||
testbench-privileged.sv |