bbracker
|
f272cd46d8
|
peripheral lint fixes
|
2021-06-10 10:19:10 -04:00 |
|
bbracker
|
d4aeb1c387
|
merge
|
2021-06-10 10:03:01 -04:00 |
|
bbracker
|
0321d74562
|
attempt to fix regression by adding PMP_ENTRIES to configs
|
2021-06-10 09:59:26 -04:00 |
|
bbracker
|
d9022551c2
|
buildroot progress -- able to mimic GDB output
|
2021-06-10 09:58:20 -04:00 |
|
bbracker
|
79e798a641
|
UART improved and added more reg read side effects
|
2021-06-10 09:53:48 -04:00 |
|
David Harris
|
3e8026dc21
|
Configurable number of performance counters
|
2021-06-10 09:41:26 -04:00 |
|
David Harris
|
75870a16d7
|
Restored PCCorrectE declaration in IFU
|
2021-06-09 21:09:16 -04:00 |
|
David Harris
|
a2c054d0d2
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-06-09 21:03:16 -04:00 |
|
David Harris
|
0ffbd03139
|
More verilator fixes, but bpred is broken
|
2021-06-09 21:03:03 -04:00 |
|
David Harris
|
c7e57aeb1a
|
removed verilator lint_off WIDTH
|
2021-06-09 21:01:44 -04:00 |
|
David Harris
|
01d6ca1e2a
|
Fixed lint WIDTH errors
|
2021-06-09 20:58:20 -04:00 |
|
bbracker
|
75257f2ab2
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-06-09 15:14:49 -04:00 |
|
bbracker
|
449ac22ecf
|
log only half of bootmem for memory map convenience -- works ok for now because bootmem is half empty
|
2021-06-09 15:14:42 -04:00 |
|
David Harris
|
2952550db7
|
More PMP entries
|
2021-06-08 15:33:06 -04:00 |
|
David Harris
|
90e5781471
|
Start to parameterize number of PMP Entries
|
2021-06-08 15:29:22 -04:00 |
|
Kip Macsai-Goren
|
a95a7a7b82
|
working version with new mmu comments, old boottim values
|
2021-06-08 15:20:25 -04:00 |
|
Kip Macsai-Goren
|
2155cb2e91
|
merge of reverted main into up to date main
|
2021-06-08 14:57:43 -04:00 |
|
Kip Macsai-Goren
|
361c71c5e9
|
reverted to working version with new mmu comments
|
2021-06-08 14:56:00 -04:00 |
|
David Harris
|
b613f46c2d
|
Resized BOOT TIM to 1 KB
|
2021-06-08 14:04:32 -04:00 |
|
Kip Macsai-Goren
|
aab7bd94f7
|
Merge small mmu changes into main
|
2021-06-08 14:00:26 -04:00 |
|
Kip Macsai-Goren
|
d6f47d5917
|
making mmu branch line up with main
|
2021-06-08 13:59:03 -04:00 |
|
Kip Macsai-Goren
|
e209dbcf50
|
some cleanup of signals, not done yet
|
2021-06-08 13:39:32 -04:00 |
|
bbracker
|
cc91c774a6
|
Ah big ole merge! Passes sim-wally-batch and linting, so should be fine
|
2021-06-08 12:41:25 -04:00 |
|
bbracker
|
e7e4105931
|
* GPIO comprehensive testing
* MEPC more aware if M stage has actually committed
* UART interrupt testing progress
* UART added read IIR side effect of lowering THRE intr
|
2021-06-08 12:32:46 -04:00 |
|
Kip Macsai-Goren
|
49515245d9
|
remove redundant decodes, fixed mmu logic ins/outs
|
2021-06-07 19:23:30 -04:00 |
|
Kip Macsai-Goren
|
1e174a8244
|
got rid of some underscores in filenames, modules
|
2021-06-07 18:54:05 -04:00 |
|
Kip Macsai-Goren
|
c96695b1b6
|
implemented simpler page mixers, cleaned up a bit
|
2021-06-07 18:32:34 -04:00 |
|
Kip Macsai-Goren
|
b27abc53e8
|
began updating cam line to reduce muxes, confusion
|
2021-06-07 17:03:31 -04:00 |
|
Kip Macsai-Goren
|
6a63ad04d2
|
regression working partially done page mask
|
2021-06-07 17:02:31 -04:00 |
|
David Harris
|
9efbffdee5
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-06-07 16:14:13 -04:00 |
|
David Harris
|
43a690dc42
|
Simplified superpage matching
|
2021-06-07 16:11:28 -04:00 |
|
Katherine Parry
|
0acf665a8b
|
lint is clean
|
2021-06-07 14:22:54 -04:00 |
|
bbracker
|
28c6d60150
|
temporarily removing buildroot from regression until it is regenerated
|
2021-06-07 13:20:50 -04:00 |
|
David Harris
|
2ae5ca19b5
|
Continued merge
|
2021-06-07 12:49:47 -04:00 |
|
David Harris
|
ff62000e2c
|
Second attept to commit refactoring config files
|
2021-06-07 12:37:46 -04:00 |
|
David Harris
|
dc0b19dfaa
|
Merge difficulties
|
2021-06-07 09:50:23 -04:00 |
|
David Harris
|
d5ec797ba4
|
Refactored configuration files and renamed testbench-busybear to testbench-linux
|
2021-06-07 09:46:52 -04:00 |
|
Katherine Parry
|
75a6097467
|
fixed lint warnings for fpu and lzd
|
2021-06-05 12:06:33 -04:00 |
|
Kip Macsai-Goren
|
49200bd922
|
Cleaned up some unused signals
|
2021-06-04 21:04:19 -04:00 |
|
Kip Macsai-Goren
|
22e8e06ac7
|
moved privilege dfinitions into wally-constants, upgraded relevant includes
|
2021-06-04 17:55:07 -04:00 |
|
Kip Macsai-Goren
|
037aa6fa89
|
Merge branch 'mmu' into main
new mmu unit and moving pmp/pma now passes regression except for lint and buildroot
|
2021-06-04 17:07:56 -04:00 |
|
Kip Macsai-Goren
|
3493027bf5
|
added shared constants file list of includes
|
2021-06-04 17:05:47 -04:00 |
|
Kip Macsai-Goren
|
1ae529c450
|
restructured so that pma/pmp are a part of mmu
|
2021-06-04 17:05:07 -04:00 |
|
Ross Thompson
|
41a1e6112a
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2021-06-04 15:16:39 -05:00 |
|
Ross Thompson
|
7406e33b61
|
Continued I-Cache cleanup.
Removed strange mux on InstrRawD along with
the select logic.
|
2021-06-04 15:14:05 -05:00 |
|
Ross Thompson
|
191f7e61fd
|
Moved I-Cache offset selection mux to icache.sv (top level).
When we switch to set associative this is will be more efficient.
|
2021-06-04 13:49:33 -05:00 |
|
Ross Thompson
|
e0d0fdd708
|
Cleaned up the I-Cache memory.
|
2021-06-04 13:36:06 -05:00 |
|
Katherine Parry
|
fc65aedbd6
|
Double-precision FMA instructions
|
2021-06-04 14:00:11 -04:00 |
|
Ross Thompson
|
fdef8df76b
|
Reorganized the icache names.
|
2021-06-04 12:53:42 -05:00 |
|
Ross Thompson
|
7c44f19925
|
Relocated the icache to the cache directoy.
|
2021-06-04 12:23:46 -05:00 |
|