David Harris
|
2457448e29
|
Renamed DIV_BITSPERCYCLE to IDIV_BITSPERCYCLE
|
2022-12-15 08:23:34 -08:00 |
|
David Harris
|
33aca5d35e
|
Added IDIV_ON_FPU flag to control whether integer division uses FPU
|
2022-12-15 06:37:55 -08:00 |
|
Ross Thompson
|
f9ffcf377b
|
Reverted the IROM/DTIM address range modelsim assignment.
|
2022-11-30 17:13:33 -06:00 |
|
David Harris
|
76006825b3
|
Set bit width of DMEM/IROM_SUPPORTED and fixed address decoding
|
2022-08-26 21:18:18 -07:00 |
|
David Harris
|
6409548c8b
|
Replaced DTIM and IROM with DTIM_SUPPORTED, IROM_SUPPORTED, and base and range for each
|
2022-08-26 20:26:12 -07:00 |
|
David Harris
|
906f6f2990
|
Renamed DMEM to DTIM and added checks about compatibility of DTIM/IROM and virtmem
|
2022-08-26 20:12:03 -07:00 |
|
Ross Thompson
|
bd9401179d
|
BROKEN. Don't use this commit.
Issue running cacheless with bus.
|
2022-08-25 11:02:46 -05:00 |
|
Ross Thompson
|
b650d7e05a
|
Renamed RAM to UNCORE_RAM.
|
2022-08-24 18:09:07 -05:00 |
|
Ross Thompson
|
c6927d2ace
|
Modified the lsu/ifu memory configurations.
|
2022-08-24 12:35:15 -05:00 |
|
Ross Thompson
|
856ac24686
|
Removed replay from the config files.
|
2022-07-24 00:34:11 -05:00 |
|
slmnemo
|
7c019ea074
|
Removed references to initialization files
|
2022-06-23 16:50:27 -07:00 |
|
DTowersM
|
dd34f25ffd
|
changed DCACHE_LINELENINBITS and ICACHE_LINELENINBITS to 512, had to modigy the wfi test to increase timee before interupt to mantain compatability
|
2022-06-10 00:37:53 +00:00 |
|
slmnemo
|
65961223f8
|
Updated Linux testbench to use new force/unforce method for Branch predictor init and removed related .txt files
|
2022-06-02 02:51:51 +00:00 |
|
David Harris
|
4f1b0fdc64
|
Preliminary support for big endian modes. Regression passes but no big endian tests written yet.
|
2022-05-08 06:46:35 +00:00 |
|
Kip Macsai-Goren
|
746fcfde30
|
set WFI timeout to after 16 bits of counting for all configs
|
2022-04-28 18:14:08 +00:00 |
|
Shreya Sanghai
|
a8b3cc8cf9
|
added bpred size to wally config
|
2022-04-18 04:21:03 +00:00 |
|
David Harris
|
b4902a6ff9
|
First implementation of WFI timeout wait
|
2022-04-17 17:20:35 +00:00 |
|
Katherine Parry
|
c3d07b2c46
|
generating all testfloat vectors
|
2022-04-04 17:17:12 +00:00 |
|
Ross Thompson
|
67ff8f27f4
|
Can now support the following memory and bus configurations.
1. dtim/irom only
2. bus only
3. dtim/irom + bus
4. caches + bus
|
2022-03-11 15:18:56 -06:00 |
|
bbracker
|
202bd2f8f8
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|
Ross Thompson
|
0bd533473c
|
New config option to enable hptw writes to PTE in memory to update Access and Dirty bits.
|
2022-02-17 17:19:41 -06:00 |
|
Ross Thompson
|
4273775a2b
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-02-08 14:22:19 -06:00 |
|
David Harris
|
510b47523a
|
rv32e config update
|
2022-02-08 17:59:50 +00:00 |
|
Ross Thompson
|
853a7bba18
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-02-08 11:36:30 -06:00 |
|
Ross Thompson
|
8a2ee22395
|
Finished merge.
|
2022-02-08 11:36:24 -06:00 |
|
David Harris
|
64e9f4c0d3
|
Restored E tests to makefrag
|
2022-02-08 16:41:11 +00:00 |
|
David Harris
|
c61cd55c5c
|
Merged TIM and regular testbenches. RV32e now working and back in regression.
|
2022-02-08 12:18:13 +00:00 |
|
David Harris
|
0f7b8017d1
|
Modified regression to use proper rv32e test name, but rv32e_wally32e still isn't passing due to loop exceeding iteration limit
|
2022-02-05 05:35:51 +00:00 |
|
David Harris
|
72bc64ef28
|
Temporarily changed rv32e config to use TIM, but it still fails. Added rv32e tests.
|
2022-02-05 04:16:18 +00:00 |
|
David Harris
|
fb041fe06a
|
rv32e
|
2022-02-04 01:56:30 +00:00 |
|
David Harris
|
4ba37d5cc0
|
Config file & wally-riscv-arch-test cleanup
|
2022-02-02 16:35:52 +00:00 |
|
David Harris
|
748375c82f
|
Updated configs to fix GPIO address to match FU540
|
2022-01-26 18:16:34 +00:00 |
|
David Harris
|
b63e53bbdb
|
Defined rv32e and rv32emc configs
|
2022-01-17 14:01:01 +00:00 |
|