David Harris
|
a28831b83e
|
Added WFI to the testbench instruction name decoder
|
2022-04-14 17:12:11 +00:00 |
|
bbracker
|
fe53dd1683
|
fix testbench timing bug where interrupt forcing didn't happen soon enough because it was waiting on StallM
|
2022-04-14 09:23:21 -07:00 |
|
bbracker
|
eb21e34000
|
fix ReadDataM forcing
|
2022-04-13 15:32:00 -07:00 |
|
Ross Thompson
|
2e8afd071e
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-13 13:39:47 -05:00 |
|
bbracker
|
735c75af55
|
change interrupt spoofing to happen at negative clock edges
|
2022-04-13 04:31:23 -07:00 |
|
bbracker
|
52ed99ca1b
|
improve testbench-linux.sv to correctly load in PLIC IntEnable checkpoint and to handle edge case where interrupt is caused by enabling interrupts in SSTATUS
|
2022-04-13 03:37:53 -07:00 |
|
bbracker
|
03f1c01f14
|
whoops forgot to update AttemptedInstructionCount in interrupt spoofing
|
2022-04-13 00:49:37 -07:00 |
|
bbracker
|
d3e9703c19
|
change testbench-linux to by default use attempted instruction count for warning/error messages
|
2022-04-12 21:22:08 -07:00 |
|
Ross Thompson
|
fc173a7954
|
Missed the force on uart for no tracking.
|
2022-04-12 19:37:44 -05:00 |
|
Ross Thompson
|
f995ec2a54
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-04-10 13:41:27 -05:00 |
|
Ross Thompson
|
c3d9eafe60
|
Modified the linux test bench to take a new parameter which can run simulation from 470M out to login prompt. This shouldn't break the regression test or checkpointing.
|
2022-04-10 13:27:54 -05:00 |
|
bbracker
|
aa71fe542d
|
upgrade testbench interrupt forcing such that first m_timer interrupt now successfully spoofs
|
2022-04-08 13:45:27 -07:00 |
|
bbracker
|
3b6cb5f0ba
|
small signs of life on new interrupt spoofing
|
2022-04-08 12:32:30 -07:00 |
|
Ross Thompson
|
5e4682fb65
|
Fixed typo in tests.vh
|
2022-04-07 16:28:28 -05:00 |
|
Kip Macsai-Goren
|
7425c49f58
|
updated test signature locations
|
2022-04-06 07:28:38 +00:00 |
|
Katherine Parry
|
20885f4dea
|
generating all testfloat vectors
|
2022-04-04 17:17:12 +00:00 |
|
Ross Thompson
|
57eba4355e
|
Updated the fpga test bench.
|
2022-04-01 17:14:47 -05:00 |
|
bbracker
|
54b9745a75
|
big interrupts refactor
|
2022-03-30 13:22:41 -07:00 |
|
Ross Thompson
|
3ac736e2d5
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-30 11:09:44 -05:00 |
|
Ross Thompson
|
1993069986
|
Converted over to the blockram/sram memories. Now I just need to cleanup. But before the cleanup I wan to make sure the FPGA synthesizes with these changes and actually keeps the preload.
|
2022-03-30 11:04:15 -05:00 |
|
Ross Thompson
|
fc2b4453ec
|
rv32gc and rv64gc now use the updated ram3.sv (will rename to ram.sv) which uses a vivado block ram compatible memory. Still need to update simpleram.sv to use this block ram compatible memory.
|
2022-03-29 23:48:19 -05:00 |
|
Ross Thompson
|
de2672231d
|
Partial fix to allow byte write enables with fpga and still get a preload to work.
|
2022-03-29 19:12:29 -05:00 |
|
Kip Macsai-Goren
|
b252122d62
|
fixed arch bge test signature output location after update
|
2022-03-29 20:45:18 +00:00 |
|
Kip Macsai-Goren
|
c32f5e9cee
|
fixed signature location of the new periph with no compressed instructions
|
2022-03-29 02:15:17 +00:00 |
|
Skylar Litz
|
29d1f64588
|
add AtemptedInstructionCount signal
|
2022-03-26 21:28:57 +00:00 |
|
Kip Macsai-Goren
|
8cde06b886
|
added basic trap tests that do not pass regression yet. updated signature adresses
|
2022-03-25 22:57:41 +00:00 |
|
bbracker
|
b08066381a
|
fix multiple-context PLIC checkpoint generation
|
2022-03-25 01:02:22 +00:00 |
|
bbracker
|
150a7b234b
|
tabs vs spaces disagreement
|
2022-03-24 17:11:41 -07:00 |
|
bbracker
|
9f60256f22
|
1st attempt at multiple channel PLIC
|
2022-03-24 17:08:10 -07:00 |
|
Ross Thompson
|
58668812c1
|
Moved WriteDataM register into LSU.
|
2022-03-23 14:17:59 -05:00 |
|
Ross Thompson
|
f1787670d4
|
Cleanup in testbench-linux.sv.
|
2022-03-22 22:34:38 -05:00 |
|
Ross Thompson
|
c5be2cb1d5
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-22 21:28:50 -05:00 |
|
Ross Thompson
|
7fc128ba7c
|
added SIP, SIE, and SSTATUS to checkpoints. Can't seem to get the linux testbench to force SIP.
|
2022-03-22 21:28:34 -05:00 |
|
Ross Thompson
|
80d376877a
|
Added spoof of uart addresses +0x2 and +0x6.
|
2022-03-22 16:52:27 -05:00 |
|
Katherine Parry
|
2042374102
|
FMA parameterized and FMA testbench reworked
|
2022-03-19 19:39:03 +00:00 |
|
Ross Thompson
|
d68446cf92
|
Added new asserts to testbench.
|
2022-03-11 15:41:53 -06:00 |
|
bbracker
|
51e68819c4
|
fix up PLIC and UART checkpointing
|
2022-03-07 23:48:47 -08:00 |
|
bbracker
|
c2ac18b5de
|
change testbench-linux.sv to use new shared location of disassembly files
|
2022-03-07 20:04:08 -08:00 |
|
David Harris
|
9fd861a9ee
|
removed more old 64priv tests
|
2022-03-04 03:57:19 +00:00 |
|
bbracker
|
1c5697874f
|
comment out nonfunctioning CSR-PERMISSIONS-M test
|
2022-03-04 00:11:55 +00:00 |
|
bbracker
|
443dd40ea8
|
remove imperas32p tests
|
2022-03-04 00:06:18 +00:00 |
|
bbracker
|
e28ca531e0
|
fix peripheral test and add it to regression
|
2022-03-02 23:44:39 +00:00 |
|
bbracker
|
d7b8c9d877
|
add rv32a tests to regression
|
2022-03-02 17:54:55 +00:00 |
|
bbracker
|
5f5cc514b8
|
fix buildroot checkpointing and add it back to regression
|
2022-03-02 16:00:19 +00:00 |
|
bbracker
|
4f22a55dd4
|
add LRSC test and add wally64a to regression
|
2022-03-02 07:09:37 +00:00 |
|
bbracker
|
04ace8c154
|
switch linux-testbench infrastructure over to new linux testvectors at /opt/riscv
|
2022-03-01 03:11:43 +00:00 |
|
bbracker
|
d620fb4442
|
deprecate imperas64p tests and move them over to the privilege configuration of wally-riscv-arch-test
|
2022-03-01 00:37:46 +00:00 |
|
David Harris
|
f314e60dc8
|
Renamed unpacking unit to unpack and renamed WriteDataW to ResultW in IEU datapath
|
2022-02-28 20:50:51 +00:00 |
|
bbracker
|
a6047697c3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-02-22 04:27:50 +00:00 |
|
bbracker
|
6caa97bb26
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|