Commit Graph

192 Commits

Author SHA1 Message Date
Jacob Pease
d8b75440b6 With Naiche's help, we fixed the SPI controllers clock polarity and phase settings. Added conditions to the SPI regression tests. 2024-08-20 16:24:37 -05:00
David Harris
b3661a0af4 Removed unused WALLY-lrsc reference outputs that were incorrect and are not used because Sail is the reference instead 2024-03-24 12:31:49 -07:00
David Harris
9ff9f9e0ae Updated wally-riscv-arch-test to be able to compile zfh and zfa tests. This caused a change in startup code, so certain reference_output results needed to change to compensate. Also commented out fcvtmod test in Zfa that fails because Sail produces the wrong expected value. 2024-03-14 19:03:57 -07:00
David Harris
824bc0dab7 Fixed expected value on WALLY-satp-invalid 2024-02-16 11:12:57 -08:00
David Harris
b362320dd9 Removed unused Makefiles and Makefrags from wally-riscv-arch-test now that it is only used by riscof 2024-02-16 06:46:49 -08:00
David Harris
d094201362 Added NO_SAIL to wally-riscv-arch-test cases that stopped passing in Sail 2024-02-16 06:27:49 -08:00
David Harris
d9003da8e0 Moved some tests to wally-riscv-arch-test list that are simulated 2024-01-30 10:28:51 -08:00
naichewa
8b60992e72 fixed SPI tests failing when no icache 2024-01-17 14:38:11 -08:00
Rose Thompson
0b2af0c99a Modifed the sv39 tests so they work with just 128MiB physical memory. 2024-01-12 20:00:21 -06:00
Rose Thompson
e6a2595936 Modified sv48 svadu test to work with 128MB rather than 2GB physical memory. 2024-01-12 11:05:06 -06:00
Rose Thompson
70d0169019 All regression tests which matter are running! 2023-12-20 14:57:52 -06:00
Rose Thompson
1b59182d59 Updated tests with ending label. 2023-12-20 14:55:37 -06:00
Rose Thompson
49b1b7c7f9 Fixed the last uninitialized memory issue in the priv tests. 2023-12-19 16:51:56 -06:00
Rose Thompson
b04ad23c33 Fixed bugs in the wally64periph signature. 2023-12-19 16:16:59 -06:00
Rose Thompson
726efee1e2 Fixed bugs in the cbom test. 2023-12-19 15:53:48 -06:00
Rose Thompson
418ae0decc Fixed some regression tests with David's help. 2023-12-19 14:18:21 -06:00
David Harris
29f57958a9 Fixed WALLY-lrsc in ImperasDV by setting reservation set size to native word size and adjusting imperas.ic lr_sc_grain=8 to match 2023-12-14 15:32:36 -08:00
David Harris
166c98b6f6 Fixed issue 526 about WALLY-mmu-sv39-svadu-svnapot-svpbmt not checking ppn for NAPOT pages. Improved test case to check normal and malformed ppn 2023-12-13 19:43:17 -08:00
David Harris
6c017141c5 Renamed HADE to ADUE for Svadu 2023-12-13 11:49:04 -08:00
Rose Thompson
9dfe421c55 Yay! Zicclsm passes my regression test now. 2023-11-10 18:28:51 -06:00
Rose Thompson
c0e02ae190 Found another bug in the RTL's Zicclsm alignment. 2023-11-10 18:26:55 -06:00
Rose Thompson
02ab9fe99c Fixed all the bugs associated with the signature and the store side of misaligned access. Load misaligned is still causing some issues. 2023-11-10 17:58:42 -06:00
Rose Thompson
bd866e1025 Fixed some more bugs in the Zicclsm signature. 2023-11-10 17:36:10 -06:00
Rose Thompson
efecb0c346 Fixed bug in the Zicclsm test. 2023-11-10 17:34:23 -06:00
Rose Thompson
ada354f443 Fixed bug in the misaligned access test. 2023-11-10 17:02:15 -06:00
Rose Thompson
b74bfbeefd Merge branch 'main' into Zicclsm 2023-11-10 16:15:32 -06:00
naichewa
d67badfc60 fix hardware interlock, hold mode deassert 2023-11-08 15:20:51 -08:00
naichewa
a5837eb62c fifo fixes and edge case testing 2023-11-07 17:59:46 -08:00
naichewa
4651b807ed added test cases 2023-11-02 15:43:08 -07:00
Rose Thompson
0a4ed5515b Merge branch 'main' into Zicclsm 2023-11-02 12:55:51 -05:00
Rose Thompson
afa1d85e3b Doesn't yet fully work.
Thomas is going to finish debugging while I'm on the RISCV summit next week.
2023-11-02 12:07:42 -05:00
Rose Thompson
7ba891f607 Progress. I think the remaining bugs are in the regression test's signature. 2023-11-01 17:51:48 -05:00
naichewa
9aa8a7af3e comments, more test cases 2023-11-01 01:26:34 -07:00
Rose Thompson
5660eff57d Working through issues with the psill logic. 2023-10-31 18:50:13 -05:00
Rose Thompson
4984b3935f Progress 2023-10-31 14:50:33 -05:00
Rose Thompson
5ca428d6a8 Fixed bugs in misaligned test. 2023-10-31 12:49:35 -05:00
Rose Thompson
c061440141 First stab at the misaligned test. 2023-10-31 12:30:10 -05:00
naichewa
7dd3f24d6c Merge branch 'main' into spi 2023-10-30 17:01:41 -07:00
naichewa
2330f4ee63 hardware interlock 2023-10-30 17:00:20 -07:00
Rose Thompson
2241976d29 Updated mmu to not generate trap on cacheable misaligned access when supported.
Updated tests with David's help.
2023-10-30 18:26:11 -05:00
David Harris
f6a7f707bd Fixed test cases for medeleg issue 444. Also added a COMPRESSED_SUPPORTED parameter true when C or Zca is supported, and use this to get compressed hardware such as the spill logic and the +2 adder. 2023-10-30 09:56:17 -07:00
Rose Thompson
0fd5b3b2ce Updated comments in the cboz tests. 2023-10-20 15:15:47 -05:00
Rose Thompson
5a4028064a Updated comments for the cbom tests. 2023-10-20 15:13:52 -05:00
naichewa
0ff9ce527d Merge branch 'main' into spi 2023-10-16 22:59:50 -07:00
David Harris
ac4216b43d Incorporated new AMO tests from riscv-arch-test 2023-10-16 10:25:45 -07:00
David Harris
6245748ed7 Added CSR permission tests for mconfigptr, menvcfg, mseccfg, etc. 2023-10-15 15:31:03 -07:00
David Harris
434d6b2c5c minfo test working again with mconfigptr for RV64 2023-10-15 06:41:52 -07:00
naichewa
aa5abfc8e8 always working after reg bit swizzle changes 2023-10-13 14:22:32 -07:00
naichewa
f231c3d3a3 correct delay0, fmt register test entries 2023-10-12 15:13:23 -07:00
naichewa
d5d4f9d044 transferred spi changes in ECA-authorized commit 2023-10-12 13:36:57 -07:00