Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Moved some tests to wally-riscv-arch-test list that are simulated

Browse Source
This commit is contained in:
David Harris 2024-01-30 10:28:51 -08:00
parent 0828250596
commit d9003da8e0
2 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
tests/wally-riscv-arch-test/riscv-test-suite/rv32i_m/privilege/Makefrag
View File

@ -36,11 +36,13 @@ rv32i_sc_tests = \
WALLY-lrsc-01 \
WALLY-status-mie-01 \
WALLY-trap-sret-01 \
WALLY-status-fp-enabled-01 \
WALLY-minfo-01 \
WALLY-cboz-01 \
WALLY-cbom-01 \
target_tests_nosim = \
WALLY-pma-01 \
WALLY-minfo-01 \
WALLY-mtvec-01 \
WALLY-stvec-01 \
WALLY-mie-01 \
@ -49,7 +51,6 @@ target_tests_nosim = \
WALLY-trap-s-01 \
WALLY-trap-u-01 \
WALLY-wfi-01 \
WALLY-status-fp-enabled-01 \
WALLY-status-sie-01 \
WALLY-status-tw-01 \
WALLY-gpio-01 \
@ -57,8 +58,6 @@ target_tests_nosim = \
WALLY-plic-01 \
WALLY-uart-01 \
WALLY-spi-01 \
WALLY-cbom-01 \
WALLY-cboz-01 \
rv32i_tests = $(addsuffix .elf, $(rv32i_sc_tests))

10
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/Makefrag
View File

@ -39,12 +39,16 @@ rv64i_sc_tests = \
WALLY-status-mie-01 \
WALLY-status-sie-01 \
WALLY-status-tw-01 \
WALLY-status-fp-enabled-01 \
WALLY-misaligned-access-01 \
WALLY-minfo-01 \
WALLY-cboz-01 \
WALLY-cbom-01 \
# Don't simulate these because they rely on SoC features that Spike does not offer.
target_tests_nosim = \
WALLY-pma-01 \
WALLY-minfo-01 \
WALLY-periph-01 \
WALLY-mtvec-01 \
WALLY-stvec-01 \
@ -53,14 +57,10 @@ target_tests_nosim = \
WALLY-trap-01 \
WALLY-trap-s-01 \
WALLY-trap-u-01 \
WALLY-status-fp-enabled-01 \
WALLY-spi-01 \
WALLY-gpio-01 \
WALLY-uart-01 \
WALLY-wfi-01 \
WALLY-cbom-01 \
WALLY-cboz-01 \
WALLY-misaligned-access-01 \
# unclear why status-fp-enabled and wfi aren't simulating ok