David Harris
|
6f53adad80
|
ifu cachefsm coverage
|
2024-02-08 13:15:06 -08:00 |
|
Kevin Kim
|
15da037794
|
added back comment
|
2024-02-07 15:40:52 -08:00 |
|
Kevin Kim
|
61c8b4d269
|
shift correction fix
|
2024-02-07 15:04:19 -08:00 |
|
David Harris
|
e7364290e3
|
Restored instead of in testbench because prevents coverage analysis. Improved FPU coverage
|
2024-02-07 06:27:53 -08:00 |
|
David Harris
|
c41e1c3a1c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-02-04 19:02:49 -08:00 |
|
David Harris
|
66c1c71a56
|
Coverage improvements
|
2024-02-04 18:56:40 -08:00 |
|
Rose Thompson
|
7a4d485f5b
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-02-04 14:19:50 -06:00 |
|
David Harris
|
5d8d82414b
|
Coverage improvements
|
2024-02-04 11:40:38 -08:00 |
|
harshinisrinath
|
c7b647bde7
|
Wrote exclusions for ifu and lsu peripherals which were always supported
|
2024-02-01 17:12:33 -08:00 |
|
Rose Thompson
|
bd06a5ff88
|
Rough draft removal of duplicate BPBTAWrongE logic.
|
2024-02-01 16:57:33 -06:00 |
|
Rose Thompson
|
e900bb09db
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-02-01 12:12:05 -06:00 |
|
Rose Thompson
|
87d91c5b14
|
Coverage updates.
|
2024-02-01 12:12:01 -06:00 |
|
David Harris
|
1c62c5e433
|
Fixed logic to work with FLEN < XLEN
|
2024-01-31 20:24:16 -08:00 |
|
Rose Thompson
|
ccf61853cf
|
New coverage for ebu.
|
2024-01-31 14:55:25 -06:00 |
|
David Harris
|
0abfe5cb55
|
Fixed some lint errors in derived configs
|
2024-01-31 11:39:59 -08:00 |
|
Rose Thompson
|
aa15a63d9c
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-31 13:12:32 -06:00 |
|
David Harris
|
91e21f5a85
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-30 08:53:18 -08:00 |
|
David Harris
|
06778088ab
|
Merge pull request #603 from stineje/main
Update cvt bug that was caught with new testbench-fp
|
2024-01-30 08:52:01 -08:00 |
|
James E. Stine
|
7e036e6f75
|
Update cvt bug that was caught with new testbench-fp
|
2024-01-30 10:51:07 -06:00 |
|
David Harris
|
f37c7bb1f6
|
Incorporated RAM_LATENCY and BURST_EN as parameters rather than define in code. Still need to update testbench to use this
|
2024-01-30 06:27:18 -08:00 |
|
David Harris
|
3db5b6d9a9
|
Fix FLI to support quads
|
2024-01-29 14:51:21 -08:00 |
|
Rose Thompson
|
e3574238a7
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-29 13:18:16 -06:00 |
|
David Harris
|
45e2317636
|
Added Wally github address to header comments
|
2024-01-29 05:38:11 -08:00 |
|
David Harris
|
e8dde265be
|
More coverage: CacheWay
|
2024-01-26 16:14:36 -08:00 |
|
David Harris
|
3620a10c0b
|
Improved hptw and I CacheWays coverage
|
2024-01-26 14:55:51 -08:00 |
|
Rose Thompson
|
cbc44a68ab
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-26 12:50:36 -06:00 |
|
David Harris
|
1c1d3eb956
|
HPTW coverage improvements
|
2024-01-26 10:46:38 -08:00 |
|
Rose Thompson
|
c0e04dd622
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-26 10:09:44 -06:00 |
|
David Harris
|
2449e06e55
|
Fixed FPU coverage, solved Issue 596 by misaligned AMO throwing access fault when misaligned non-amo are supported
|
2024-01-25 21:03:41 -08:00 |
|
David Harris
|
17f579d4ba
|
Reenabled fmadd.h, which is really supported by Zfh
|
2024-01-24 07:46:50 -08:00 |
|
Rose Thompson
|
117ff1828a
|
Merge pull request #590 from openhwgroup/revert-589-shiftcorrectiondebug
Revert "more shiftcorrection bug fixes"
|
2024-01-23 16:05:30 -06:00 |
|
Rose Thompson
|
d5bbb5ea27
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-23 14:37:11 -06:00 |
|
David Harris
|
4ffa5e7b0a
|
Coverage improvements
|
2024-01-22 09:49:24 -08:00 |
|
David Harris
|
171430a695
|
FPU and PMP tests
|
2024-01-21 14:41:22 -08:00 |
|
David Harris
|
ff055c404c
|
fpu coverage improvements
|
2024-01-21 13:17:56 -08:00 |
|
David Harris
|
9d4a14b209
|
coverage improvements
|
2024-01-21 11:39:51 -08:00 |
|
David Harris
|
d801bf5d6c
|
Revert "more shiftcorrection bug fixes"
|
2024-01-21 10:41:14 -08:00 |
|
David Harris
|
9e6fa8076f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-21 10:15:38 -08:00 |
|
Kevin Kim
|
1459943a75
|
more shiftcorrection bug fixes
|
2024-01-21 10:08:48 -08:00 |
|
David Harris
|
69218b4b86
|
Coverage improvements
|
2024-01-21 10:03:07 -08:00 |
|
David Harris
|
17c9be7695
|
Cleanup typos, remove Zicond from riscof until it is working
|
2024-01-18 21:36:52 -08:00 |
|
David Harris
|
911b400af2
|
Fault on misaligned AMO
|
2024-01-18 13:13:56 -08:00 |
|
Rose Thompson
|
4c2ba2b0b4
|
Added StoreStall back to csrc.
|
2024-01-18 14:43:34 -06:00 |
|
Rose Thompson
|
81d006536a
|
Lint passes with 32-bit no D$, but many regressions fail.
|
2024-01-18 09:48:44 -06:00 |
|
David Harris
|
d5e102d520
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-18 07:38:25 -08:00 |
|
Rose Thompson
|
ff6bb3be0c
|
Fixed another bug with virtual memory and no caches.
|
2024-01-18 09:29:52 -06:00 |
|
Rose Thompson
|
e8474373e4
|
Fixed it so Virtual Memory work without a D$.
|
2024-01-18 09:18:17 -06:00 |
|
David Harris
|
74b242ce5c
|
Partial implementation of fcvtmod.w.d; flags disagree in one case where Sail might be wrong, and result 134 is wrong because of overflow
|
2024-01-17 12:25:06 -08:00 |
|
Rose Thompson
|
2d3dc55986
|
Fixed bug. After I$ invalidated. If the pipelined wasn't stalled the I$ still output the old instruction on the next cycle. Now the I$ ensure that invalidation leads to the next cycle not hitting.
|
2024-01-17 12:19:10 -06:00 |
|
David Harris
|
4cfc86140c
|
Zfa fmvh complete and passing tests:
|
2024-01-17 06:18:00 -08:00 |
|