David Harris
|
4f7c37e406
|
Changed Linux disassembly to -S to preserve source code lines
|
2022-04-01 16:49:13 +00:00 |
|
David Harris
|
2ed1c9f14f
|
Added SystemVerilog flag to fma.do so that fma16 compiles properly
|
2022-03-31 17:00:38 +00:00 |
|
Ross Thompson
|
a6d090a7c0
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-31 11:38:55 -05:00 |
|
Ross Thompson
|
dc48d84dd6
|
Modified clint to support all byte write sizes.
|
2022-03-31 11:31:52 -05:00 |
|
David Harris
|
93d6b2fb62
|
Added synthesis script for fma16
|
2022-03-31 00:51:33 +00:00 |
|
David Harris
|
f917ed7ed0
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-30 23:06:36 +00:00 |
|
Ross Thompson
|
4f1258043d
|
Updated constraints file.
|
2022-03-30 17:48:44 -05:00 |
|
Ross Thompson
|
9f9a273d2c
|
Added bootrom.txt.
|
2022-03-30 17:29:48 -05:00 |
|
Ross Thompson
|
07eba7df45
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-30 17:28:30 -05:00 |
|
bbracker
|
54b9745a75
|
big interrupts refactor
|
2022-03-30 13:22:41 -07:00 |
|
Ross Thompson
|
b2a77da96b
|
Changed sram1p1rw to have the same type of bytewrite enables as bram.
|
2022-03-30 11:38:25 -05:00 |
|
David Harris
|
44f94173bf
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-30 16:26:27 +00:00 |
|
David Harris
|
1f10a96aa2
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-30 16:13:42 +00:00 |
|
Ross Thompson
|
3ac736e2d5
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-30 11:09:44 -05:00 |
|
Ross Thompson
|
370a075fa1
|
Partial cleanup of memories.
|
2022-03-30 11:09:21 -05:00 |
|
Ross Thompson
|
1993069986
|
Converted over to the blockram/sram memories. Now I just need to cleanup. But before the cleanup I wan to make sure the FPGA synthesizes with these changes and actually keeps the preload.
|
2022-03-30 11:04:15 -05:00 |
|
Ross Thompson
|
fc2b4453ec
|
rv32gc and rv64gc now use the updated ram3.sv (will rename to ram.sv) which uses a vivado block ram compatible memory. Still need to update simpleram.sv to use this block ram compatible memory.
|
2022-03-29 23:48:19 -05:00 |
|
Ross Thompson
|
de2672231d
|
Partial fix to allow byte write enables with fpga and still get a preload to work.
|
2022-03-29 19:12:29 -05:00 |
|
Kip Macsai-Goren
|
b252122d62
|
fixed arch bge test signature output location after update
|
2022-03-29 20:45:18 +00:00 |
|
David Harris
|
057ee56d7e
|
Updated synthesis to look at fma16.v, other scripts to use fma16.v instead of fma16.sv
|
2022-03-29 19:16:41 +00:00 |
|
David Harris
|
049c55769a
|
fpu compare simplification, minor cleanup
|
2022-03-29 17:11:28 +00:00 |
|
Kip Macsai-Goren
|
ad106e7130
|
made machine timer bit of IP registers unwriteable so it can only change when the interrupt actually changes
|
2022-03-29 02:26:42 +00:00 |
|
Kip Macsai-Goren
|
c32f5e9cee
|
fixed signature location of the new periph with no compressed instructions
|
2022-03-29 02:15:17 +00:00 |
|
bbracker
|
46ffa4b079
|
fix typo that Madeleine found
|
2022-03-28 15:39:29 -07:00 |
|
Ross Thompson
|
b3506c755a
|
test.
|
2022-03-28 17:04:58 -05:00 |
|
bbracker
|
b5b9eedf33
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-28 13:41:14 -07:00 |
|
bbracker
|
6fc54435c5
|
checkpointSweep is bash-specific, so add shebang to make it so
|
2022-03-28 13:40:50 -07:00 |
|
Kip Macsai-Goren
|
dc9635b757
|
fixed double multiplication on vectored interrupts
|
2022-03-28 19:12:31 +00:00 |
|
Kip Macsai-Goren
|
2e68ab7bb4
|
added test config that doesn't use compressed instructions for privileged tests
|
2022-03-28 19:12:31 +00:00 |
|
Ross Thompson
|
f818b2a428
|
Updated debug2.xdc ila constraints to match rtl.
|
2022-03-28 10:52:26 -05:00 |
|
Ross Thompson
|
63e01b65c2
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-28 10:23:25 -05:00 |
|
Ross Thompson
|
dc74a6ba9c
|
Temporary change of plic uart id to 10.
|
2022-03-28 10:23:20 -05:00 |
|
bbracker
|
2900117341
|
fix genCheckpoint.sh binary memory dump
|
2022-03-27 20:54:59 -07:00 |
|
bbracker
|
6b812f33e1
|
change genCheckpoint.sh to only log 128MB of RAM
|
2022-03-27 19:16:39 -07:00 |
|
bbracker
|
284f1ab75e
|
fix parseGDBtoTrace.py to expect the CSRs that QEMU actually prints out
|
2022-03-27 19:05:44 -07:00 |
|
bbracker
|
d1e4b61aa3
|
refactored buildroot configuration
|
2022-03-27 15:13:03 -07:00 |
|
bbracker
|
6b2474a306
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-27 15:11:42 -07:00 |
|
bbracker
|
3dcb87473b
|
change devicetree to expect only 128MB of RAM
|
2022-03-27 15:11:36 -07:00 |
|
Skylar Litz
|
29d1f64588
|
add AtemptedInstructionCount signal
|
2022-03-26 21:28:57 +00:00 |
|
Skylar Litz
|
bb8587e06f
|
update to match new filesystem organization
|
2022-03-26 21:28:32 +00:00 |
|
Kip Macsai-Goren
|
8cde06b886
|
added basic trap tests that do not pass regression yet. updated signature adresses
|
2022-03-25 22:57:41 +00:00 |
|
Ross Thompson
|
7099259ff7
|
I think this version of csri matches what is required in the spec. ExtIntS should not be written into the SEIP register bit.
|
2022-03-25 13:10:31 -05:00 |
|
Ross Thompson
|
abf66ff85f
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-25 11:01:01 -05:00 |
|
Ross Thompson
|
7a824eaae1
|
Found a way to remove a bus input into MMU. PAdr can be made into VAdr by selecting the faulting virtual address when writing the DTLB.
|
2022-03-24 23:47:28 -05:00 |
|
bbracker
|
b08066381a
|
fix multiple-context PLIC checkpoint generation
|
2022-03-25 01:02:22 +00:00 |
|
bbracker
|
150a7b234b
|
tabs vs spaces disagreement
|
2022-03-24 17:11:41 -07:00 |
|
bbracker
|
9f60256f22
|
1st attempt at multiple channel PLIC
|
2022-03-24 17:08:10 -07:00 |
|
Ross Thompson
|
58668812c1
|
Moved WriteDataM register into LSU.
|
2022-03-23 14:17:59 -05:00 |
|
Ross Thompson
|
07b7dbc922
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-23 14:10:38 -05:00 |
|
Katherine Parry
|
abdbc31d14
|
fixed typo in unpack.sv
|
2022-03-23 18:26:59 +00:00 |
|