Commit Graph

10200 Commits

Author SHA1 Message Date
Rose Thompson
3137fd7db2 Resolved some of the issues with the cache simulator mismatching with Wally. The LRU was incorrectly updating it's state while the cache was stalled causin g the LRU state to be update when it should not be. 2024-11-11 14:23:58 -06:00
Rose Thompson
de394d760f
Merge branch 'openhwgroup:main' into main 2024-11-07 08:56:38 -06:00
Jordan Carlin
c242558733
Merge pull request #1069 from coreyqh/dev
Fixed fmvp.d.x bug
2024-11-06 15:00:11 -08:00
Corey Hickson
1570a6338e Fixed fmvp.d.x bug 2024-11-06 03:32:53 -08:00
David Harris
0bc34b8a06
Merge pull request #1068 from jordancarlin/lockstep_fix
Fix imperas.ic path in wsim for non derived configs
2024-11-06 00:54:33 -08:00
Jordan Carlin
553bc0a72d
Fix imperas.ic path in wsim 2024-11-05 21:08:44 -08:00
Rose Thompson
f08414bb69 Unfortunately vcu108 spi clock is forced to run at 400KHz for now. 2024-11-05 16:10:20 -06:00
Rose Thompson
827f986fae This configuration of the vcu108 actually seems to work. 2024-11-05 16:01:08 -06:00
Rose Thompson
aaf36d11b5 Now have the vcu108 kind of working with the new spi controller. However, it still has issues mounting the ext4 partition. 2024-11-05 15:20:53 -06:00
Jordan Carlin
0a523cfa78
Merge pull request #1057 from slmnemo/nightly_regression
Fixed buildroot lockstep, removed source.sh dependency in nightly build
2024-11-04 20:14:44 -08:00
slmnemo
4e2b3cdbec Removed symlinks for non-buildroot derivative configs 2024-11-04 19:34:16 -08:00
Rose Thompson
866ad88e97
Merge pull request #1063 from JacobPease/main
Optimized SPI Logic
2024-11-04 17:21:20 -06:00
Jacob Pease
507c1dad1c Removed impossible condition in receive register logic. 2024-11-04 16:15:42 -06:00
Jacob Pease
120b21d7d5 More SPI optimizations. 2024-11-04 15:38:12 -06:00
Jacob Pease
745e53adf7 Merge branch 'main' of github.com:openhwgroup/cvw 2024-11-04 11:56:15 -06:00
Jordan Carlin
eab7435cea
Merge pull request #1062 from rosethompson/main
Remove unused file from Linux/testvector-generation
2024-11-04 08:40:19 -08:00
Rose Thompson
d769d47088 Revert "Parallelized objdump and memfile gen."
This reverts commit 4a606de910.
2024-11-04 10:15:12 -06:00
Rose Thompson
4a606de910 Parallelized objdump and memfile gen. 2024-11-04 09:49:12 -06:00
Rose Thompson
611a77775c Removed unused files form linux/testvector-generation. Only genInitMem.sh and fixBinMem.c remain. The latter could be replaced with objcopy. 2024-11-04 09:48:04 -06:00
slmnemo
37c459ba89 Added hardlinks to derivative configs to imperas.ic for lockstep 2024-11-03 19:51:45 -08:00
slmnemo
d55a16b678 Added derivative configs to imperas.ic searches 2024-11-03 19:50:59 -08:00
Jordan Carlin
21ca72a7d0
Merge pull request #1058 from coreyqh/dev
Fixed rmm rounding mode bug
2024-11-03 16:16:29 -08:00
Corey Hickson
0c6e9dc770 Fixed rmm rounding mode bug 2024-11-03 14:21:55 -08:00
slmnemo
226170a76f Added symlink so Imperas.dv can load buildroot in lockstep and a corresponding waiver for buildroot in lockstep in wsim 2024-11-03 14:00:17 -08:00
slmnemo
25ec075431 Merge branch 'nightly_regression' of github.com:slmnemo/cvw into nightly_regression 2024-11-03 12:56:09 -08:00
slmnemo
4cf049f83e Fixed dryrun not doing anything in regression-wally 2024-11-03 12:54:24 -08:00
slmnemo
746eb67004 Initial pass of removing pre-done source.sh dependency in nightly build 2024-11-03 12:46:47 -08:00
Jacob Pease
e02361b1b6 Merge branch 'main' of github.com:openhwgroup/cvw 2024-11-03 00:35:53 -05:00
Jacob Pease
a9e6962cd4 Removed unused signals and renamed other signals. Removed a bunch of delay counters and simply reuse one counter for all delay types. Tested on FPGA and it also passes regression. 2024-11-03 00:35:40 -05:00
David Harris
50f153a554
Merge pull request #1054 from jordancarlin/submodules
Fix reverted submodules
2024-11-02 19:43:20 -07:00
Jordan Carlin
c64c6c4cf1
Fix reverted submodules 2024-11-02 16:09:14 -07:00
Rose Thompson
95fc05654b
Merge pull request #1052 from JacobPease/main
Refactored SPI peripheral
2024-11-02 14:32:50 -05:00
Jacob Pease
674d008f23 Added headers to files. 2024-11-02 14:31:05 -05:00
Jacob Pease
9c39371657 Reverted bootloader optimizations to second iteration. Working on last optimization. 2024-11-02 14:14:31 -05:00
Jacob Pease
e33c2f7a8c Added usage and help functions to write-bytes.sh 2024-11-02 12:36:45 -05:00
Jacob Pease
2a8e213f20 Wrote a script that can take hexadecimal bytes from a file and write them to an output file and an sd card. 2024-11-02 12:33:27 -05:00
Jacob Pease
c197d4a3c6 Cleaned up some code. Still more work to do there. 2024-11-01 17:35:55 -05:00
Jacob Pease
e881bd3120 Changed the condition for TransmitStart fsm to avoid edge condition. 2024-11-01 17:04:07 -05:00
Jacob Pease
f6c289c6a2 Merge branch 'main' of github.com:openhwgroup/cvw 2024-11-01 16:55:08 -05:00
David Harris
0540ab1cca
Merge pull request #1042 from rosethompson/main
Fixed FPGA build for ubuntu 24.04 and add btb trashing test
2024-11-01 13:43:02 -07:00
David Harris
cd69f261ef
Merge pull request #1049 from 10x-Engineers/rvvi_setup
Adding sv32 coverpoints
2024-11-01 13:41:24 -07:00
David Harris
78666e51dd
Merge pull request #1051 from naichewa/main
Fixed spi tests
2024-11-01 13:41:01 -07:00
Rose Thompson
39ce773c91
Merge branch 'openhwgroup:main' into main 2024-11-01 15:23:37 -05:00
naichewa
4e938c14dd
Merge branch 'openhwgroup:main' into main 2024-11-01 13:10:17 -07:00
naichewa
3fda7ecb81 Fix SPI regression tests 2024-11-01 13:09:41 -07:00
Jacob Pease
669ae65c4f Merge branch 'main' of github.com:openhwgroup/cvw 2024-11-01 14:03:06 -05:00
Rose Thompson
a528e59c7e
Merge pull request #1050 from naichewa/main
Removed SPI hardware interlock test cases
2024-11-01 13:55:14 -05:00
naichewa
960d72295c Removed SPI hardware interlock test cases 2024-11-01 11:27:41 -07:00
Rose Thompson
fcf4aa60d6
Merge branch 'openhwgroup:main' into main 2024-11-01 13:15:37 -05:00
Jacob Pease
eddae8e1a6 Fixed ShiftEdge and SampleEdge to not always include PhaseOneOffset. Before, it worked in simulation, but not on the FPGA. 2024-11-01 13:02:17 -05:00