slmnemo
|
2b2ddbcc5e
|
Added rudimentary GPIO test according to testplans in chapter 15
|
2022-06-21 02:16:21 -07:00 |
|
Katherine Parry
|
edc15d6ef9
|
made fixes to radix-2 divider testbench - divider doesn't pass
|
2022-06-20 23:01:53 +00:00 |
|
Katherine Parry
|
5d5f79eb8f
|
radix-4 divider passing tests
|
2022-06-20 22:56:08 +00:00 |
|
Katherine Parry
|
254ebf478e
|
added fld in rv32 - needs testing
|
2022-06-20 22:53:13 +00:00 |
|
James Stine
|
1108268557
|
Update C program for r=4 division by recurrence to match Table in EL
|
2022-06-20 11:32:40 -05:00 |
|
Daniel Torres
|
e79134428e
|
graph generator now generates 4 graphs, with space for 4 more
|
2022-06-17 21:28:28 -07:00 |
|
Daniel Torres
|
d077199608
|
embench and testbench now support running both O2 and Os build variations without overwriting one another
|
2022-06-17 21:15:42 -07:00 |
|
Daniel Torres
|
11b4cf9ea3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-17 20:53:19 -07:00 |
|
Daniel Torres
|
1ef5ed8005
|
arch tests now run on spike and sail and compare signatures during build
|
2022-06-17 20:53:15 -07:00 |
|
Madeleine Masser-Frye
|
30891550f5
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
removing runArchive and plots directories from synthDC history
|
2022-06-18 00:13:30 +00:00 |
|
Madeleine Masser-Frye
|
27139a8bd6
|
Create test2
|
2022-06-17 23:22:04 +00:00 |
|
Daniel Torres
|
9a2e7bcd64
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-17 15:50:10 -07:00 |
|
Daniel Torres
|
dcdd3702c3
|
removed old code from makefile, simplified code in testbench
|
2022-06-17 15:13:38 -07:00 |
|
Daniel Torres
|
3a5c02b44a
|
arch bug fixes and testbench changes
|
2022-06-17 15:07:16 -07:00 |
|
Madeleine Masser-Frye
|
ab7c936788
|
remove run deletion with wally synthesis
|
2022-06-17 19:45:38 +00:00 |
|
Madeleine Masser-Frye
|
a89e689520
|
error calculation function, fixed energy units
|
2022-06-17 19:36:32 +00:00 |
|
Madeleine Masser-Frye
|
12b76e4fe2
|
latest synths and synth script
|
2022-06-17 19:34:58 +00:00 |
|
David Harris
|
7e4988c2de
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-17 15:45:24 +00:00 |
|
Daniel Torres
|
aa05dd7636
|
added new work files to gitignore
|
2022-06-16 18:06:25 -07:00 |
|
Daniel Torres
|
311427532c
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-16 18:05:18 -07:00 |
|
Daniel Torres
|
cf55b7edc0
|
added files needed for arch to build
|
2022-06-16 18:05:06 -07:00 |
|
Katherine Parry
|
8425f8838d
|
hopefully fixed lint error
|
2022-06-17 00:14:39 +00:00 |
|
Katherine Parry
|
93906b9457
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-15 22:58:42 +00:00 |
|
Katherine Parry
|
e121dcd4af
|
postprocess out of fpu critical path
|
2022-06-15 22:58:33 +00:00 |
|
Madeleine Masser-Frye
|
c2493168b6
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-06-15 18:30:27 +00:00 |
|
Madeleine Masser-Frye
|
76e30ed8ab
|
cleanup, plots for paper
|
2022-06-15 18:28:36 +00:00 |
|
Madeleine Masser-Frye
|
d23d5d12f2
|
fresh set of syntheses
|
2022-06-15 18:26:16 +00:00 |
|
James Stine
|
d69a8f4077
|
Add back SV for integer division to use 8-bit CPA in qslc
|
2022-06-15 11:46:39 -05:00 |
|
James Stine
|
535a9a04ee
|
Add r=4 C code
|
2022-06-15 11:44:09 -05:00 |
|
Katherine Parry
|
11b252a735
|
some synth fpu optimizations
|
2022-06-14 23:58:39 +00:00 |
|
David Harris
|
ecd733942a
|
Removed testbench.sv.bak
|
2022-06-14 22:04:38 +00:00 |
|
DTowersM
|
a0d6f948b8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-14 17:08:48 +00:00 |
|
DTowersM
|
2023a2af2c
|
fixed a typo in makefile
|
2022-06-14 17:08:39 +00:00 |
|
Katherine Parry
|
998876ce49
|
removed false critical path from fpu
|
2022-06-14 16:50:46 +00:00 |
|
Katherine Parry
|
566001e07b
|
fixed acciedental critical path in FPU
|
2022-06-14 00:02:38 +00:00 |
|
DTowersM
|
919c1818a8
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-13 23:34:35 +00:00 |
|
DTowersM
|
3d8cf0c0a7
|
fixed typo in git ignore
|
2022-06-13 23:34:27 +00:00 |
|
DTowersM
|
8178a6732b
|
added back the .git ignore and .git modules for the coremark directory, also added graphGen to the main repo
|
2022-06-13 23:33:10 +00:00 |
|
DTowersM
|
1f4d56ba32
|
added back working coremark in benchmarks/riscv64-bcoremarkdirectory, experimental simplifications are in benchmarkscoremark/ but this doesn't currently work (some type of c bug)
|
2022-06-13 23:23:57 +00:00 |
|
Katherine Parry
|
31fd8772cf
|
postprocessing unit created and passing all tests
|
2022-06-13 22:47:51 +00:00 |
|
David Harris
|
8ea484a343
|
Cleanup on RAM module
|
2022-06-13 19:37:43 +00:00 |
|
David Harris
|
b7a7ca6eac
|
Typo in gpio reset
|
2022-06-13 19:37:05 +00:00 |
|
slmnemo
|
eb41185a70
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-06-13 12:30:33 -07:00 |
|
David Harris
|
be65e8f862
|
Removed SRT testvectors from repo
|
2022-06-13 19:27:33 +00:00 |
|
slmnemo
|
915b8e2adb
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-06-13 12:27:23 -07:00 |
|
slmnemo
|
7b704f8db0
|
Merge branch 'cacheburstmode' into main.
Cache burst mode is now working! It also uses the new RAM.
|
2022-06-13 12:26:18 -07:00 |
|
slmnemo
|
98c07ce2c0
|
Added more comments
|
2022-06-13 12:26:08 -07:00 |
|
David Harris
|
ccd16210bc
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-13 19:26:07 +00:00 |
|
David Harris
|
e9ef9a5cb8
|
Fixed XOR logic in GPIO
|
2022-06-13 19:26:03 +00:00 |
|
slmnemo
|
3d715a098c
|
Added comment about name of LSUBusInit/Lock signal
|
2022-06-13 10:56:02 -07:00 |
|