Ross Thompson
|
741a21d0df
|
Fixed some issues with the SDC having a different counter. When this is copied into synthesis the file names where the same and it gave a conflict.
Remove preload from dtim.
|
2021-12-08 15:50:15 -06:00 |
|
slmnemo
|
7d614869a1
|
Removed .*s from wally-pipelined/src/uncore/uncore.sv
|
2021-12-08 01:03:02 -08:00 |
|
Ross Thompson
|
b03ca464f1
|
Mostly integrated FPGA flow into main branch. Not all tests passing yet.
|
2021-12-02 18:00:32 -06:00 |
|
Ross Thompson
|
5642918ead
|
Merge branch 'main' into fpga
|
2021-11-29 10:06:53 -06:00 |
|
Ross Thompson
|
f4c221f20a
|
Created separate memory interface for the ddr4 fpga memory from the soc internal memory dtim.
|
2021-11-17 12:47:19 -06:00 |
|
David Harris
|
d570df864f
|
IEU lint cleanup
|
2021-10-23 10:51:53 -07:00 |
|
Ross Thompson
|
d11136c406
|
Fixed bug with the external memory region selection.
Updated bios program to copy just 127MB to dram.
|
2021-10-19 11:23:23 -05:00 |
|
Ross Thompson
|
af53657eaf
|
Merge branch 'sdc' into fpga
|
2021-09-25 19:33:07 -05:00 |
|
Ross Thompson
|
86524a5f64
|
Now have software interacting with the initialization and settting the address register.
|
2021-09-24 18:30:26 -05:00 |
|
Ross Thompson
|
c644e940c2
|
Updated Imperas test bench to work with the SDC reader.
|
2021-09-24 11:22:54 -05:00 |
|
Ross Thompson
|
fea439b84d
|
SDC to ABHLite interface partially done.
Added SDC to adrdec and uncore.
|
2021-09-24 10:45:09 -05:00 |
|
Ross Thompson
|
a7be88a43b
|
Changes to make fpga synthesizable.
Added preload to test simple program on wally in fpga.
|
2021-09-22 10:54:13 -05:00 |
|
Ross Thompson
|
af74a8c5cb
|
Third attempt at fixing the write enables for the icache cacheway.
|
2021-09-09 15:49:27 -05:00 |
|
bbracker
|
f9b6bd91f5
|
fix PC checking during InstrPageFault; fix order of S-mode CSR checking; rename peripheral scopes to not be genblk
|
2021-07-20 17:55:44 -04:00 |
|
David Harris
|
1f3dfa20f6
|
flag for optional boottim
|
2021-07-20 14:46:37 -04:00 |
|
David Harris
|
9645b023c9
|
Moved BOOTTIM to 0x1000-0x1FFF. Added logic to detect an access to undefined memory and assert HREADY so bus doesn't hang.
|
2021-07-04 01:19:38 -04:00 |
|
David Harris
|
1fa4abf7b6
|
Changed IMMU ExecuteAccessF to 1 rather than InstrReadF to fix buildroot; simplified PMP checker
|
2021-07-03 03:29:33 -04:00 |
|
Kip Macsai-Goren
|
d7e518991e
|
Light cleanup of signals, style. Changed several signals to account for new Phys Addr sizes as opposed to HADDR.
|
2021-06-24 20:01:11 -04:00 |
|
David Harris
|
fa51ab9f68
|
Refactored pmachecker to have adrdecs used in uncore
|
2021-06-23 01:41:00 -04:00 |
|
bbracker
|
303f8e2a7f
|
give EBU a dedicated PMA unit as just an address decoder
|
2021-06-22 18:28:08 -04:00 |
|
David Harris
|
d2ec04564b
|
Cleaned up fcsr code and added _SUPPORTED to optionally disable peripherals
|
2021-06-20 22:59:04 -04:00 |
|
David Harris
|
35c74348a4
|
allow all size memory access in CLINT; added underscore to peripheral address symbols
|
2021-06-18 08:05:50 -04:00 |
|
David Harris
|
336936cc39
|
Cleaned up name of MTIME register in CSRC
|
2021-06-18 07:53:49 -04:00 |
|
bbracker
|
5a661a7392
|
provide time and timeh CSRs based on CLINT's counter
|
2021-06-17 08:38:30 -04:00 |
|
Thomas Fleming
|
38236e9172
|
Implement first pass at the PMA checker
|
2021-04-22 15:34:02 -04:00 |
|
bbracker
|
368c94d4ff
|
working GPIO interrupt demo
|
2021-04-15 21:09:15 -04:00 |
|
bbracker
|
31c6b2d01f
|
Yee hoo first draft of PLIC plus self-checking tests
|
2021-04-04 06:40:53 -04:00 |
|
bbracker
|
11d4a8ab34
|
first pass at PLIC interface
|
2021-03-22 10:14:21 -04:00 |
|
Noah Boorstin
|
a2b0af460e
|
everyone gets a bootram
|
2021-03-18 12:35:37 -04:00 |
|
bbracker
|
850a2e9329
|
added a delay to sel signals
|
2021-03-05 15:07:34 -05:00 |
|
bbracker
|
77e2e357a7
|
more merging fixes
|
2021-03-05 14:36:07 -05:00 |
|
bbracker
|
ed4ff1ecd0
|
remove deprecated mem signals
|
2021-03-05 14:27:38 -05:00 |
|
bbracker
|
0f4a231543
|
first merge of ahb fix
|
2021-03-05 14:24:22 -05:00 |
|
Noah Boorstin
|
dfae278ffb
|
busybear: make imperas tests work again
|
2021-03-04 22:44:49 +00:00 |
|
Noah Boorstin
|
4833b36535
|
busybear: more adapting to new memory system
|
2021-03-01 18:50:42 +00:00 |
|
Noah Boorstin
|
6e70ae8b3d
|
busybear: add 2nd dtim for bootram
|
2021-02-28 16:08:54 +00:00 |
|
Noah Boorstin
|
edd5e9106d
|
busybear: remove gpio, start adding 2nd ram
|
2021-02-28 06:02:40 +00:00 |
|
David Harris
|
d00d42cf9a
|
Merged bus into main
|
2021-02-25 00:28:41 -05:00 |
|
bbracker
|
9231646fb3
|
bus rw bugfix and peripherals testing
|
2021-02-12 00:02:45 -05:00 |
|
David Harris
|
3551cc859b
|
Data memory bus integration
|
2021-02-07 23:21:55 -05:00 |
|
David Harris
|
9d7e242596
|
Moved fpu to temporary location to fix compile and cleaned up interface formatting
|
2021-02-01 23:44:41 -05:00 |
|
David Harris
|
396cea1ea7
|
Reorganized src hierarchically
|
2021-01-30 11:50:37 -05:00 |
|