forked from Github_Repos/cvw
Fixed some issues with the SDC having a different counter. When this is copied into synthesis the file names where the same and it gave a conflict.
Remove preload from dtim.
This commit is contained in:
parent
8b7cefab79
commit
741a21d0df
@ -25,7 +25,7 @@
|
||||
|
||||
`include "wally-config.vh"
|
||||
|
||||
module dtim #(parameter BASE=0, RANGE = 65535, string PRELOAD="") (
|
||||
module dtim #(parameter BASE=0, RANGE = 65535) (
|
||||
input logic HCLK, HRESETn,
|
||||
input logic HSELTim,
|
||||
input logic [31:0] HADDR,
|
||||
|
@ -103,7 +103,7 @@ module uncore (
|
||||
end
|
||||
|
||||
if (`BOOTTIM_SUPPORTED) begin : bootdtim
|
||||
dtim #(.BASE(`BOOTTIM_BASE), .RANGE(`BOOTTIM_RANGE), .PRELOAD("blink-led.mem"))
|
||||
dtim #(.BASE(`BOOTTIM_BASE), .RANGE(`BOOTTIM_RANGE))
|
||||
bootdtim(
|
||||
.HCLK, .HRESETn,
|
||||
.HSELTim(HSELBootTim), .HADDR,
|
||||
|
Loading…
Reference in New Issue
Block a user