bbracker
8c926dcfd2
make genCheckpoint accept instr count as argument
2021-11-06 14:14:15 -07:00
bbracker
c92d41a597
checkpoint MIDELEG support
2021-11-06 03:44:23 -07:00
bbracker
bc6332a780
fix merge conflict
2021-11-05 23:42:15 -07:00
bbracker
17e776f853
checkpoints now use binary ram files
2021-11-05 22:37:05 -07:00
kipmacsaigoren
22fe81a34d
changed number of critical paths reported to 1, added lots of internal signals and new report files.
2021-11-05 11:59:33 -05:00
davidharrishmc
331e0f9f6e
fixed 64i
2021-11-03 13:49:07 -07:00
davidharrishmc
5b2816d3a5
fixed 64i
2021-11-03 13:40:23 -07:00
davidharrishmc
3f6b918458
added wally-riscv-arch-test compile commands
2021-11-03 13:30:21 -07:00
Kevin
11efaa2669
changed code aligner to run recursively on a root directory
...
-only runs the aligner on .sv files
-runs recursively on sub-directories
2021-11-03 10:49:34 -07:00
slmnemo
f7642a282d
edited to include missing instructions
...
added cd tests before cd imperas-riscv-tests to reflect new tests folder
modified cd ../addins so we can point to it from the new imperas-riscv-tests within the tests folder
added instructions so the buildroot test exists
2021-11-03 01:50:00 -07:00
bbracker
0c7681b942
fix testbench interrupt timing
2021-11-02 21:19:12 -07:00
bbracker
9fe8820ed0
genCheckpoint syntax fix
2021-11-01 15:31:38 -07:00
bbracker
526aff54a8
linux testgen refactor
2021-11-01 14:09:49 -07:00
David Harris
0cc71f1dec
added some missing files
2021-11-01 13:36:07 -07:00
David Harris
d449795b3e
simplified header and footer
2021-11-01 13:24:18 -07:00
David Harris
d7f0abca5a
Add3d wally32i test
2021-11-01 13:17:49 -07:00
David Harris
dda035891a
PIPELINE test running
2021-11-01 12:44:35 -07:00
David Harris
60573b92b2
Adding custom Wally test infrastructure
2021-11-01 08:48:46 -07:00
bbracker
fe2cda493c
fix buildroot graphical sim
2021-10-31 18:33:43 -07:00
davidharrishmc
db8d5d58e4
Added instructions for rv64i_m/D
2021-10-30 07:34:53 -07:00
David Harris
360930fe8b
Fixed exe2memfile parsing of weird line in arch64d test
2021-10-30 07:26:18 -07:00
David Harris
bd1a4769ab
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2021-10-29 22:32:08 -07:00
David Harris
247f247ad3
tesgen cleanup, added riscv-arch-test D tests
2021-10-29 22:31:48 -07:00
David Harris
14b9b8126e
rearranging testgen
2021-10-29 22:28:37 -07:00
Ross Thompson
fba07cf4fa
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
2021-10-29 12:46:23 -05:00
Ross Thompson
9c875d38a9
Fixed the 4 way set associative pseudo LRU replacement policy.
2021-10-29 12:46:02 -05:00
kipmacsaigoren
90c85e398b
added missing destination for copy command
2021-10-29 11:46:18 -05:00
Ross Thompson
41dbb59e24
Possible fix for the incorrect behavior of the pseudo LRU replacement policy for 4 ways set associative caches.
2021-10-29 11:03:37 -05:00
kipmacsaigoren
d7b1fd080e
added timing through redundant multiplier to mdu timing report.
2021-10-28 22:43:58 -05:00
kipmacsaigoren
5d7da0ae77
made make also save the netlist and log file to outputs
2021-10-28 22:37:25 -05:00
Ross Thompson
35fcadbe7f
Applied batch from fpga branch which fixes the dcache fence bug. The should cause the dcache to flush all dirty cache lines to main memory. The bug caused the dirty reset to clear each way for a particular line.
2021-10-28 11:07:18 -05:00
bbracker
7158bf1d4f
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2021-10-27 14:40:31 -07:00
bbracker
ab711c498d
checkpoint generator off-by-one error fix
2021-10-27 14:10:29 -07:00
Noah Limpert
27251a9935
Have replaced .* with signal names in ifu
2021-10-27 13:45:37 -07:00
koooo142857
33f5de0f5c
aligned all files in ifu folder
2021-10-27 12:43:55 -07:00
David Harris
7df4b0c8e7
commented out some failing FPU tests
2021-10-27 11:27:34 -07:00
David Harris
5ceb778914
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2021-10-27 11:03:00 -07:00
David Harris
582c2bf37b
Fixed FResultSelM to select proper flags
2021-10-27 11:02:42 -07:00
davidharrishmc
33b8d31c39
Added instructions for making rv32if device
2021-10-27 10:41:37 -07:00
David Harris
589bee5875
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2021-10-27 10:37:46 -07:00
David Harris
5783e47e1a
Changes for floating point sims
2021-10-27 10:37:35 -07:00
Ross Thompson
7627e177df
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
2021-10-27 09:59:55 -05:00
Ross Thompson
c4170ece27
Replaced async reset flip flops with sync reset flip flops in cache and bpread.
2021-10-27 09:57:11 -05:00
bbracker
c457fc6e27
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2021-10-26 12:43:48 -07:00
bbracker
1591a40f68
bugfix argument passing to GDB script; remove outdated GDB script
2021-10-26 12:43:42 -07:00
David Harris
b7b6d6f23f
removed unused signal from wave.do
2021-10-26 09:02:22 -07:00
David Harris
90cf37b881
commented out nonworking tests
2021-10-26 08:56:49 -07:00
David Harris
67adc1d7d5
removed referenc outputs
2021-10-26 08:51:49 -07:00
David Harris
426a43f77b
Forgot to save cacheway merge
2021-10-26 08:38:13 -07:00
David Harris
c0145c0a35
merging changes
2021-10-26 08:34:36 -07:00
