bbracker
|
742b9d884d
|
remove checkpoint trace generation since that requires qemu hacking and because we are able to generate the whole trace on VLSI
|
2022-03-06 14:04:30 -08:00 |
|
bbracker
|
bb90644fb2
|
add path to Modelsim on vlsi
|
2022-03-06 13:55:19 -08:00 |
|
bbracker
|
e3f735cc1a
|
recommend sudo commands without automatically executing them in genInitMem.sh
|
2022-03-06 13:30:19 -08:00 |
|
bbracker
|
efee8d3a22
|
change from clang to gcc when compiling testvector-generation executables
|
2022-03-06 13:18:53 -08:00 |
|
bbracker
|
b1120069a0
|
generate $WALLY in a way that works for bash and zsh
|
2022-03-06 13:12:20 -08:00 |
|
bbracker
|
70ddc98d19
|
Revert "fix "dirname: missing operand" bug from setup.sh"
This reverts commit 60cbd1c9c1.
|
2022-03-06 12:48:53 -08:00 |
|
David Harris
|
db3b253ac1
|
Fixed merge of fpcalc
|
2022-03-06 13:32:13 +00:00 |
|
David Harris
|
7391c6d338
|
Checked in fma16_template.v
|
2022-03-06 13:29:35 +00:00 |
|
bbracker
|
1fc7856c36
|
add extractFunctionRadix step to buildroot Makefile
|
2022-03-05 19:02:07 -08:00 |
|
bbracker
|
4eb46785fc
|
change genInitMem.sh to check for sufficient directory privileges rather than invoke sudo
|
2022-03-05 18:04:00 -08:00 |
|
bbracker
|
891ec82d81
|
remove linux-testgen dir because it is now completely obsolete
|
2022-03-05 17:26:30 -08:00 |
|
bbracker
|
60cbd1c9c1
|
fix "dirname: missing operand" bug from setup.sh
|
2022-03-05 17:21:34 -08:00 |
|
David Harris
|
e6133f3d83
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-03-04 07:21:22 -08:00 |
|
David Harris
|
bffd417567
|
Cleaned up printing and warnings in fpcalc.c
|
2022-03-04 07:21:18 -08:00 |
|
David Harris
|
cba6f10c19
|
Prettied up softfloat_demo
|
2022-03-04 05:16:20 +00:00 |
|
David Harris
|
99a0e2d73d
|
Adjusted scripts to use
|
2022-03-04 05:09:02 +00:00 |
|
David Harris
|
c13517f0ce
|
Defined WALLY in setup as pointer to repository
|
2022-03-03 21:00:07 -08:00 |
|
David Harris
|
e4d18f1808
|
removed more old 64priv tests
|
2022-03-04 03:57:19 +00:00 |
|
bbracker
|
41c75dc89d
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-04 00:12:00 +00:00 |
|
bbracker
|
c3e59ae2df
|
comment out nonfunctioning CSR-PERMISSIONS-M test
|
2022-03-04 00:11:55 +00:00 |
|
David Harris
|
a50f1a4424
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-04 00:07:34 +00:00 |
|
David Harris
|
2cea3349ad
|
LSU/Cache code review notes
|
2022-03-04 00:07:31 +00:00 |
|
bbracker
|
d645666fe7
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-04 00:06:27 +00:00 |
|
bbracker
|
79ff8d3c80
|
remove imperas32p tests
|
2022-03-04 00:06:18 +00:00 |
|
David Harris
|
db7d3cfc0e
|
Updated Makefile to reflect new Linux and Imperas situation. Updated setup to include Synopsys license file.
|
2022-03-03 11:28:22 -08:00 |
|
David Harris
|
6431ad4a8b
|
Fixed fma files to stop breaking synthesis. Changed Makefiles to skip Imperas
|
2022-03-03 15:38:08 +00:00 |
|
David Harris
|
f76e396255
|
erge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-02 23:47:16 +00:00 |
|
David Harris
|
8e83aaeced
|
fma file fixes
|
2022-03-02 23:47:01 +00:00 |
|
bbracker
|
87aad1d953
|
fix peripheral test and add it to regression
|
2022-03-02 23:44:39 +00:00 |
|
bbracker
|
11423d1d17
|
but apparently QEMU doesn't show UXL in SSTATUS
|
2022-03-02 22:44:19 +00:00 |
|
bbracker
|
6d7bc928af
|
update SXL UXL bits in MSTATUS to match new QEMU trace
|
2022-03-02 22:15:57 +00:00 |
|
bbracker
|
e9e827c83e
|
add CSRs to waveview
|
2022-03-02 18:31:10 +00:00 |
|
bbracker
|
4fe35aadf2
|
add rv32a tests to regression
|
2022-03-02 17:54:55 +00:00 |
|
bbracker
|
7d7a4fefb3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-03-02 17:46:40 +00:00 |
|
bbracker
|
1bb73dad7d
|
change main.config so that buildroot expects linux.config and busybox.config to be at $RISCV/buildroot
|
2022-03-02 17:46:33 +00:00 |
|
David Harris
|
6413f71541
|
removed imperas-riscv-tests
|
2022-03-02 17:28:55 +00:00 |
|
David Harris
|
c543fedc60
|
removed imperas-riscv-tests
|
2022-03-02 17:28:20 +00:00 |
|
bbracker
|
b6031bb15f
|
fix buildroot checkpointing and add it back to regression
|
2022-03-02 16:00:19 +00:00 |
|
bbracker
|
29179c6787
|
add LRSC test and add wally64a to regression
|
2022-03-02 07:09:37 +00:00 |
|
bbracker
|
e3ae7fabc7
|
fix AMO test
|
2022-03-02 05:41:20 +00:00 |
|
David Harris
|
0ecfff7e3a
|
FMA project ready to start
|
2022-03-01 20:58:08 +00:00 |
|
David Harris
|
0693f76676
|
Fixed march compiling privileged tests to support AMO tests.
|
2022-03-01 18:02:45 +00:00 |
|
bbracker
|
eaa0fa8e3f
|
checkpoint sweep script -- not sure if this deserves to be on the repo in the long run, but it is helpful
|
2022-03-01 03:48:31 +00:00 |
|
bbracker
|
3eb229cda5
|
copy over truncated trace into checkpoint if not freshly generating a trace
|
2022-03-01 03:38:48 +00:00 |
|
bbracker
|
d2fa5fa645
|
buildroot graphical sim bugfix
|
2022-03-01 03:24:23 +00:00 |
|
bbracker
|
da4d7de2bd
|
add option to not generate a trace when making checkpoints
|
2022-03-01 03:13:01 +00:00 |
|
bbracker
|
a8e8cfb838
|
switch linux-testbench infrastructure over to new linux testvectors at /opt/riscv
|
2022-03-01 03:11:43 +00:00 |
|
bbracker
|
a048dbb86b
|
remove old testvector-generation folder
|
2022-03-01 01:46:26 +00:00 |
|
bbracker
|
00ae804b6c
|
script for dumping out QEMU ram and bootrom state at ground 0
|
2022-03-01 01:45:09 +00:00 |
|
bbracker
|
eb26bf69ca
|
typo fix to checkpoint generator
|
2022-03-01 00:51:54 +00:00 |
|