Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
5,733 Commits 14 Branches 1 Tag 31 MiB
7270607b22
Commit Graph

5733 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Ross Thompson
537dea156d
Merge pull request #96 from davidharrishmc/dev 
Synthesis
 2023-02-19 09:22:00 -06:00
David Harris
7d031fcae0 Disabled W64M register for RV32 2023-02-19 07:03:31 -08:00
David Harris
bfc9a462d5 Removed TOPO flag for synthesis; implied by tsmc28psyn 2023-02-19 07:00:16 -08:00
David Harris
6d405ad69b Fixed RAM instantiations 2023-02-19 06:31:41 -08:00
David Harris
2ed29792e5 Removed redundant compare in setup file 2023-02-19 06:31:26 -08:00
David Harris
5e5dfe732d Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-19 05:49:35 -08:00
David Harris
fe0a893182 Renamed section 12.3 to 8.3 in MMU test definitions 2023-02-19 05:46:46 -08:00
Ross Thompson
9ee48637dc Possibly much better branch predictor implemention. 
The complexity is significantly reduced.
 2023-02-19 00:17:37 -06:00
Kevin Kim
2069d92f9e B DONE (for now) 
- datapath passes along comparator flag to alu
-  controllers and zbb handle min/max instructions
 2023-02-18 22:12:55 -08:00
Ross Thompson
d44cb1febb Minor fix. 2023-02-18 23:55:46 -06:00
Ross Thompson
b3be4c621f
Merge pull request #95 from stineje/main 
Update MW reference to recognize memories properly
 2023-02-18 23:36:37 -06:00
James Stine
c7720da3af Update MW reference to recognize memories properly 2023-02-18 23:30:10 -06:00
Kevin Kim
888f4318bc controlleres and zbb handle byte instructions 2023-02-18 21:06:55 -08:00
Kevin Kim
27581f8d28 alu and controllers handle andn, orn, xnor 2023-02-18 20:57:07 -08:00
Ross Thompson
43112dbc73
Merge pull request #94 from stineje/main 
Change mistake on linking within .synopsys file
 2023-02-18 22:52:38 -06:00
Kevin Kim
ba968ed95e added logic to handle sign/zero extend instructions 2023-02-18 20:32:40 -08:00
Kevin Kim
5c563bef43 fixed ctlzw bug in count unit 2023-02-18 20:12:30 -08:00
Kevin Kim
6d60268240 zbb handles count instructions 2023-02-18 20:12:17 -08:00
Kevin Kim
9760f0ccfd fixed bmuctrl decode bug 2023-02-18 20:11:50 -08:00
Kevin Kim
84ddb6fb54 updated comments in bmuctrl 2023-02-18 19:57:10 -08:00
Kevin Kim
bec2905ee5 rotate instructions now handled in ZBB unit 2023-02-18 19:56:54 -08:00
Kevin Kim
e47cc222a6 removed redundant decode logic in bmuctrl 2023-02-18 19:50:36 -08:00
Kevin Kim
9203b0cc2f began ZBB integration into ieu 2023-02-18 19:44:14 -08:00
James Stine
20880c26a4 Change mistake on linking within .synopsys file 2023-02-18 19:41:49 -06:00
Kevin Kim
7780cbd47a bmuctrl handles roriw 2023-02-18 16:26:16 -08:00
Kip Macsai-Goren
883a6ca005 merge upstream synth changes 2023-02-18 14:35:19 -08:00
Ross Thompson
6f2a2891a5
Merge pull request #93 from davidharrishmc/dev 
NaN handling
 2023-02-18 11:40:19 -06:00
David Harris
0eda753dc4 Removed unused PredInstrClassE register from bpred 2023-02-18 05:59:25 -08:00
David Harris
0f4226a950 Removed unused weq0M register fron fdivsqrtpostproc 2023-02-18 05:57:39 -08:00
David Harris
c5f87d7e41 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-18 05:34:51 -08:00
David Harris
66e5c60fb4 Fixed issue #57 of sign selection for improperly NaN-boxed number 2023-02-18 05:34:40 -08:00
David Harris
5986931fdc Fixed unpacking of illegal NaN box. Fixed issue #56 of sign injection NaN 2023-02-18 05:25:38 -08:00
Ross Thompson
980ed12c33
Merge pull request #91 from davidharrishmc/dev 
Synthesis updates
 2023-02-18 00:54:56 -06:00
Kevin Kim
92c0d3a4ed configured shifter in alu 2023-02-17 21:58:49 -08:00
Kevin Kim
182b27dfc8 shifter bug fix 
- roli not passing unless I keep the MSB (instead of inverting) of truncated offset
 2023-02-17 21:58:26 -08:00
Kevin Kim
c353378da8 controller supports some rotates 2023-02-17 21:57:34 -08:00
Kevin Kim
4a52b57002 bmuctrl supports some rotates 2023-02-17 21:57:19 -08:00
David Harris
dc19f8a8ec Created PostBox signal to NaN-box malformed NaNs of excess length. Fixes Issue #55 2023-02-17 20:51:43 -08:00
David Harris
98135f424e Fixed warnings when compiling wallyTracer 2023-02-17 20:50:43 -08:00
Kevin Kim
50ec6baa07 added zero extend, pre-shift mux to ALU 2023-02-17 20:15:12 -08:00
Kevin Kim
e2d90a9422 more elegant ZBA logic in controller 2023-02-17 20:14:47 -08:00
Kevin Kim
cd92d6e5d1 bmuctrl handles .uw instructions 2023-02-17 20:14:13 -08:00
David Harris
6c58048eb4 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-02-17 19:44:13 -08:00
David Harris
a194740562 Fixed RAM bugs and refactored with read taking place after clock edge rather than before. 2023-02-17 19:14:38 -08:00
David Harris
9f3c051f8d Listed more Python files for installation 2023-02-17 19:13:52 -08:00
David Harris
4bfff6a4eb Turned off default USE_SRAM in Makefile 2023-02-17 17:37:05 -08:00
Kevin Kim
750882455f controller supports ZBA instructions 2023-02-17 16:44:16 -08:00
Kevin Kim
fcae58fcc7 removed Funct7 in Execute Stage 2023-02-17 16:12:09 -08:00
Ross Thompson
00ca715019
Merge pull request #84 from davidharrishmc/dev 
SSTC
 2023-02-17 17:40:01 -06:00
David Harris
9275bfb839 Memory synthesis updates 2023-02-17 15:33:49 -08:00