cturek
|
5c9f011561
|
little fix
|
2022-07-12 23:04:33 +00:00 |
|
cturek
|
ed9106128f
|
Square root implemented
|
2022-07-12 22:45:54 +00:00 |
|
Katherine Parry
|
452b017f9a
|
found the bug in the store modification
|
2022-07-12 22:42:19 +00:00 |
|
Katherine Parry
|
2ada8a8bc1
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-12 22:37:20 +00:00 |
|
cturek
|
9d4acc9ddb
|
C register and other various fixes
|
2022-07-12 22:18:56 +00:00 |
|
cturek
|
3483b92480
|
On the fly conversion for square root
|
2022-07-12 02:21:38 +00:00 |
|
Katherine Parry
|
5c0ecfa433
|
forgot a file
|
2022-07-11 18:31:51 -07:00 |
|
Katherine Parry
|
7815b81716
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-11 18:30:29 -07:00 |
|
Katherine Parry
|
b728e5054d
|
variable interations implemented in radix-4 divider
|
2022-07-11 18:30:21 -07:00 |
|
DTowersM
|
191c7a2ee3
|
added some preliminary support for coremark XLEN=32, made sure rv64 not impacted
|
2022-07-11 21:13:09 +00:00 |
|
David Harris
|
2bc8ff555b
|
added comment about checking SRAM size
|
2022-07-10 12:48:51 +00:00 |
|
David Harris
|
9cb675b2e4
|
added comment about RAMs in cacheway
|
2022-07-10 12:47:34 +00:00 |
|
Katherine Parry
|
ca4fe08fd9
|
renamed FLoad2 to FStore2
|
2022-07-09 00:26:45 +00:00 |
|
Katherine Parry
|
cd53ae67d9
|
moved fpu ieu write data mux to lsu
|
2022-07-08 23:56:57 +00:00 |
|
cturek
|
2dc074ea93
|
F Selection
|
2022-07-08 21:53:52 +00:00 |
|
Katherine Parry
|
3476579e02
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-08 12:30:50 -07:00 |
|
Katherine Parry
|
9ef45f36fd
|
renamed signals in cvt and prostproc
|
2022-07-08 12:30:43 -07:00 |
|
James Stine
|
c5dfefe669
|
Update SRAM to /proj/wally
|
2022-07-08 08:09:55 -05:00 |
|
David Harris
|
d10ad0e883
|
Removed testbench code that ignores mismatch on zero signatures
|
2022-07-08 09:17:31 +00:00 |
|
David Harris
|
c72e4d43d2
|
erge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-08 09:09:07 +00:00 |
|
David Harris
|
381f3298d8
|
Moved HWSTRB to ahblite, factored out of peripherals. Moved old AHB peripherals to unusedsrc
|
2022-07-08 09:09:02 +00:00 |
|
David Harris
|
1ce0975366
|
Adjusting byte writes to RAM
|
2022-07-08 08:45:21 +00:00 |
|
David Harris
|
3f9e662201
|
Removed subwordwrite mention in cache because sww is needed to replicate data across byte enables
|
2022-07-08 08:44:37 +00:00 |
|
David Harris
|
9b6d9666c5
|
Removed unused swbytemask from CLINT
|
2022-07-08 08:43:24 +00:00 |
|
Katherine Parry
|
905b7ffc84
|
moved unsused division code again
|
2022-07-07 16:41:26 -07:00 |
|
cturek
|
b7e590ebb0
|
Sqrt exponents
|
2022-07-07 23:34:56 +00:00 |
|
Katherine Parry
|
5751d86f69
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-07-07 16:29:44 -07:00 |
|
Katherine Parry
|
2bbde827e6
|
Revert "moved old divsqrt to unusedsrc"
This reverts commit c9f5ae12ea.
|
2022-07-07 16:29:17 -07:00 |
|
DTowersM
|
5a68ff9afb
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into HEAD
|
2022-07-07 23:11:35 +00:00 |
|
DTowersM
|
d55833e4f3
|
new slim benchmarks/coremark directory now works on addins/coremark repo, removed old riscv-coremark directory
|
2022-07-07 23:11:02 +00:00 |
|
Katherine Parry
|
c9f5ae12ea
|
moved old divsqrt to unusedsrc
|
2022-07-07 16:09:56 -07:00 |
|
Katherine Parry
|
41c16be012
|
srt divider merged into fpu
|
2022-07-07 16:01:33 -07:00 |
|
cturek
|
b41a6f069b
|
Seventeen Square Root Tests
|
2022-07-07 22:48:46 +00:00 |
|
David Harris
|
96a75d7749
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-07 22:00:59 +00:00 |
|
Katherine Parry
|
08769e35ae
|
modified wally shared
|
2022-07-07 21:59:43 +00:00 |
|
David Harris
|
2f342c430e
|
fixing port errors
|
2022-07-07 21:57:10 +00:00 |
|
Katherine Parry
|
0b40f38f02
|
added load and store test
|
2022-07-07 21:48:51 +00:00 |
|
cturek
|
89e17b6f3c
|
Preprocessing for square root
|
2022-07-07 21:23:30 +00:00 |
|
David Harris
|
88e3233935
|
Preliminary SRAM integration
|
2022-07-07 19:56:20 +00:00 |
|
David Harris
|
b7462ed6ed
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-07 15:51:33 +00:00 |
|
slmnemo
|
c5fd98ba99
|
sim-buildroot-batch now runs wally-pipelined-batch
with option buildroot buildroot-no-trace to boot linux from step 0
|
2022-07-06 18:06:43 -07:00 |
|
David Harris
|
6a030fc2a3
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-06 23:44:47 +00:00 |
|
DTowersM
|
47a990d9f1
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into HEAD
|
2022-07-06 23:44:27 +00:00 |
|
DTowersM
|
1e8ccf3449
|
added changes to the testbench and benchmarks/coremark to support running the addins directory without the fpu
|
2022-07-06 23:43:57 +00:00 |
|
David Harris
|
08ae2db080
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-06 23:43:05 +00:00 |
|
Ross Thompson
|
bd46cf76a9
|
Fixed an issue with direct map cache's nextway logic.
Also found a small error in the replacement policy.
|
2022-07-06 18:34:30 -05:00 |
|
Madeleine Masser-Frye
|
cb33d2289b
|
fixed width mismatch for rv64 ieuadrM and readdatawordM
|
2022-07-06 22:39:35 +00:00 |
|
David Harris
|
9ef38145d7
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-07-06 13:26:26 +00:00 |
|
David Harris
|
a599084b88
|
PLIC and UART passing tests on APB
|
2022-07-06 13:26:14 +00:00 |
|
Madeleine Masser-Frye
|
846f12aa2e
|
new priority onehot module for better area/time
|
2022-07-06 00:08:59 +00:00 |
|