| .. |
|
wave-dos
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2021-05-03 14:02:19 -04:00 |
|
busy-mmu.do
|
Add mmu waves (commented) to busybear
|
2021-04-28 20:01:05 -04:00 |
|
regression-wally.py
|
Fix bug in regression script
|
2021-05-06 12:56:57 -04:00 |
|
run_sim.sh
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|
sim-buildroot
|
start to add buildroot testbench
|
2021-04-16 23:27:29 -04:00 |
|
sim-buildroot-batch
|
start to add buildroot testbench
|
2021-04-16 23:27:29 -04:00 |
|
sim-busybear
|
busybear: add sim-busybear and sim-busybear-batch based on sim-wally
|
2021-03-01 21:01:15 +00:00 |
|
sim-busybear-batch
|
busybear: make a second .do file with better optimization for command line mode
|
2021-03-08 19:35:00 +00:00 |
|
sim-wally
|
|
|
|
sim-wally-batch
|
Fixed issue with sim-wally-batch. Are people still using this script?
|
2021-03-17 11:17:52 -05:00 |
|
sim-wally-batch-muldiv
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|
sim-wally-batch-rv32ic
|
fixed sim-wally-32ic
|
2021-04-08 13:40:16 -04:00 |
|
sim-wally-rv32ic
|
fixed sim-wally-32ic
|
2021-04-08 13:40:16 -04:00 |
|
vish_stacktrace.vstf
|
Added some updates to divider - still not working all the time. Still a bug with signals within muldiv - specificaly MultDivE being modified during Execute stage. Seems to be triggered by ahblite signal.
|
2021-04-02 06:27:37 -05:00 |
|
wally-buildroot-batch.do
|
do script refactor
|
2021-04-24 09:32:09 -04:00 |
|
wally-buildroot.do
|
do script refactor
|
2021-04-24 09:32:09 -04:00 |
|
wally-busybear-batch.do
|
do script refactor
|
2021-04-24 09:32:09 -04:00 |
|
wally-busybear.do
|
Add mmu waves (commented) to busybear
|
2021-04-28 20:01:05 -04:00 |
|
wally-coremark_bare.do
|
coremark print statment
|
2021-05-03 19:35:08 -04:00 |
|
wally-coremark.do
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|
wally-pipelined-batch-muldiv.do
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|
wally-pipelined-batch.do
|
Condense the parallel and non-parallel wally-pipelined-batch.do files into one
|
2021-03-16 18:15:13 -04:00 |
|
wally-pipelined-muldiv.do
|
Added some updates to divider - still not working all the time. Still a bug with signals within muldiv - specificaly MultDivE being modified during Execute stage. Seems to be triggered by ahblite signal.
|
2021-04-02 06:27:37 -05:00 |
|
wally-pipelined-ross.do
|
Converted branch predictor preloads to use system verilog rather than modelsim's load command.
|
2021-03-15 12:39:44 -05:00 |
|
wally-pipelined.do
|
do script refactor
|
2021-04-24 09:32:09 -04:00 |
|
wally-privileged.do
|
Add medeleg tests
|
2021-04-29 15:02:36 -04:00 |
|
wave-all.do
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|
wave.do
|
fixed subtle typo in icache fsm. Was messing up hit spill hit.
|
2021-05-03 16:55:36 -05:00 |
