Rose Thompson
010fbf7319
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-10-17 10:01:35 -05:00
Rose Thompson
faea7db1b2
Reverted linux testbench to not check for match against QEMU.
2023-10-17 10:00:50 -05:00
David Harris
fab9fbd7f1
Merged testbench
2023-10-16 13:52:24 -07:00
David Harris
1a6e57f8c0
Renamed wally-config to config in many comments
2023-10-16 13:49:09 -07:00
David Harris
ac4216b43d
Incorporated new AMO tests from riscv-arch-test
2023-10-16 10:25:45 -07:00
Rose Thompson
8f2ca2ae15
Added missing files.
2023-10-13 15:10:58 -05:00
Rose Thompson
8d4cdcbd1a
Renamed testbench_imperas.sv to testbench-imperas.sv
2023-10-13 14:56:45 -05:00
Rose Thompson
c1d6fddea8
Removed P.FPGA from testbench.
2023-10-13 14:08:17 -05:00
Lee Moore
0a0d6dd25e
Merge branch 'openhwgroup:main' into main
2023-10-06 11:46:45 +01:00
Ross Thompson
fc83f33615
Oups. When fixing the linux-imperasdv testbench I accidentally introduced a bug to the tracer.
2023-10-05 13:00:46 -05:00
Ross Thompson
824f37bba4
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-10-05 10:39:06 -05:00
Ross Thompson
81c44a4cb3
Fixed imperas linux testbench.
2023-10-04 17:11:47 -05:00
David Harris
28752303be
Added ZCA/ZCF/ZCD/ZCB support. Doesn't break regression, but not tested. Need to get tests for Zcb. Draft tests are in riscv-arch-test but not yet committed there
2023-10-04 12:28:12 -07:00
James E. Stine
58e7be2338
Fix testfloat testbench to work properly with parameters
2023-10-03 08:11:45 -05:00
eroom1966
381cfdcb4b
bring upto date with latest IDV
2023-09-21 11:29:31 +01:00
Ross Thompson
271c7e43ab
Merge pull request #403 from davidharrishmc/dev
...
Initial TLB NAPOT tests
2023-08-29 16:43:35 -05:00
David Harris
91429f3f02
Initial TLB NAPOT tests
2023-08-29 12:39:24 -07:00
Ross Thompson
ac0b1fbdb7
Fixed testbench_imperas.sv
2023-08-29 09:01:35 -05:00
David Harris
8d3ff59673
Completed basic tests of svnapot and svpbmt
2023-08-28 06:57:35 -07:00
David Harris
7a092a2275
Fixed merge conflict for ZICBOP
2023-08-25 18:41:57 -07:00
David Harris
c6631ef808
Added N and PBMT bits to MMU PTE
2023-08-24 19:44:46 -07:00
Ross Thompson
cd3349bd26
Added rv32 cboz test.
2023-08-24 17:02:53 -05:00
Ross Thompson
00e65c4ae7
Oups there was a bug in the SATP fix. RV32GC was broken by the changes.
2023-08-23 09:42:46 -05:00
David Harris
d801916d97
Merge pull request #383 from ross144/main
...
Adds Zicbom support for D-cache only. I-cache not yet supported. Tests 32 and 64 bit versions. Please rebuild regressions wally32 and wally64. To save rebuild time edit lines 11-12 of tests/riscof/Makefile
2023-08-21 13:32:00 -07:00
Ross Thompson
310b700550
Have a working 32 bit cbom test!
2023-08-21 13:46:09 -05:00
Ross Thompson
d4c6ba627d
Working CBO tests for 64 bit!
2023-08-21 12:55:07 -05:00
David Harris
2738423441
Improved CSRU coverage with priv.S
2023-08-20 12:49:31 -07:00
Ross Thompson
a89a1e675c
Merge branch 'boot' into mergeBoot
...
Merges Jacob's new sdc controller into wally.
2023-07-21 17:43:45 -05:00
Ross Thompson
e4d6a9f8c6
Removed all old configuration files.
2023-07-19 10:28:54 -05:00
Ross Thompson
b756b248b4
Wow. The newest version of Vivado does not like the enums as parameters.
...
The solution is simple. I changed the type to logic [31:0] and defined macros for the branch predictor types as 32 bit integers.
2023-07-18 15:07:10 -05:00
Ross Thompson
59022099c7
Fixed the icache and dcache overlogging issue.
2023-07-14 15:47:05 -05:00
Ross Thompson
33d8e5687e
Merge branch 'main' of github.com:ross144/cvw
2023-07-11 15:09:07 -05:00
Ross Thompson
99073a70c0
Added wfi and interrupt to tracer.
2023-07-11 15:09:04 -05:00
Ross Thompson
625192d9a4
Merge branch 'main' of github.com:ross144/cvw into main
2023-07-11 15:08:26 -05:00
Ross Thompson
38f32805ae
Created separate temporary testbench for xcelium.
2023-07-11 15:07:33 -05:00
Ross Thompson
4653f8e704
Simplificaiton of function tracker.
2023-07-11 10:51:17 -05:00
Ross Thompson
27f6f00402
Changes for xcelium.
2023-07-07 18:22:28 -05:00
Ross Thompson
9a49ec0b98
Removed duplicate signal name from testbench.
2023-07-07 16:34:08 -05:00
Ross Thompson
2ce8b66574
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-07-06 14:55:43 -05:00
David Harris
b04763bcf2
Commented SVADU requirements for wally32priv mmu tests
2023-07-04 11:34:07 -07:00
David Harris
001d3cfdc5
Added logic to warn about x in memory reads. Added cbo instruction names to testbench decoder
2023-07-02 13:29:27 -07:00
James E. Stine
48bec40902
Modification (temporary) to testbench-fp.sv to allow testing of anything FMA. This might need to be changed with OpCtrl to make more robust for future expansion.
2023-06-29 08:46:11 -05:00
James E. Stine
3cfec29cc7
Minor tweak to fix vectors not working for fadd.
2023-06-26 14:25:44 -05:00
James E. Stine
786329b11d
Fix items related to testing of TestFloat that were not always matching. The issue resulted due to the repeat statement that interferes with the always block. I separated the two to allow them to work correctly
2023-06-26 10:14:49 -05:00
James E. Stine
97b1c01dc0
Modify testbench-fp.sv to handle parameterization as well some other minor mods. Have to make a better FPUActive desgination but for now works
2023-06-22 15:27:17 -05:00
James E. Stine
66643eb78e
Update sim-testfloat to fix errors due to bad config element. I am not sure of the reasoning, but the specific path to the testvector was not getting inserted in Questa. This modification also adds features to test individualized tests (.e.g, binary16 only) -- documentation is added in the FPbuild.txt file
2023-06-20 17:26:54 -05:00
Ross Thompson
a8f11dcad0
FPGA updates.
2023-06-20 11:11:34 -05:00
Ross Thompson
f5cee3fb66
Merge branch 'main' of https://github.com/openhwgroup/cvw
2023-06-18 16:37:19 -05:00
David Harris
5d6eb40c2d
Fixed embench to run all tests, even ones not in 1.0
2023-06-17 20:38:51 -07:00
David Harris
2db94e7ddd
Replaced zext.h with zext.h_64 in rv64 tests because old one is obsolete
2023-06-16 16:07:28 -07:00
