Rose Thompson
|
46cc64b76f
|
Merge pull request #830 from davidharrishmc/dev
Regression improvement and FPU simplification
|
2024-06-11 13:18:11 -07:00 |
|
David Harris
|
29fe5983e2
|
Fixed testfloat regression and added bitmanip/crypto variants
|
2024-06-11 12:32:11 -07:00 |
|
Ross Thompson
|
563980443a
|
Merge branch 'main' into rvvi
|
2024-06-10 18:10:23 -07:00 |
|
Ross Thompson
|
49912589f5
|
Added rvviApi.h to rvvidaemon.
|
2024-06-10 17:57:24 -07:00 |
|
Ross Thompson
|
e16cf9d739
|
Added Makefile to compile rvvidaemon
|
2024-06-10 16:56:53 -07:00 |
|
Rose Thompson
|
c5b1338697
|
Merge pull request #829 from davidharrishmc/dev
Various small optimizations
|
2024-06-10 12:40:49 -07:00 |
|
David Harris
|
e02c1008bc
|
postprocessor shift amount simplification
|
2024-06-10 07:55:35 -07:00 |
|
David Harris
|
3284dd2112
|
Removed unnecessary Zero checking on FmaPreResultSubnorm
|
2024-06-10 07:45:03 -07:00 |
|
David Harris
|
4c066c078f
|
Removing two unnecessary 0's from fmashiftcalc interface
|
2024-06-10 07:38:03 -07:00 |
|
David Harris
|
1873064be5
|
Simplified fround exact case
|
2024-06-10 06:23:42 -07:00 |
|
David Harris
|
5094122048
|
Simplifying fround
|
2024-06-10 06:11:55 -07:00 |
|
David Harris
|
9bd5bd837b
|
Removed duplicate bpred 10_16_16 entries from derivlist
|
2024-06-10 04:48:24 -07:00 |
|
David Harris
|
b4bddf13e6
|
Fixed typo in derivgen
|
2024-06-10 04:40:01 -07:00 |
|
David Harris
|
8b887755c9
|
Simplified 3:1 mux to 2:1 mux when only Zbkc is supported and clmulr is not needed
|
2024-06-10 02:34:35 -07:00 |
|
Rose Thompson
|
5dfde808f0
|
Merge pull request #827 from davidharrishmc/dev
Fixed support for individual crypto extensions without Zb*
|
2024-06-06 09:31:07 -05:00 |
|
David Harris
|
9489771bd7
|
Fixed support for individual crypto extensions without Zb*
|
2024-06-05 22:57:39 -07:00 |
|
Rose Thompson
|
fc0fa69f89
|
Merge pull request #826 from davidharrishmc/dev
Fixed testcount to not make spurious warnings about src
|
2024-06-05 21:13:49 -05:00 |
|
David Harris
|
1af670d5be
|
Fixed testcount to not make spurious warnings about src
|
2024-06-05 13:42:29 -07:00 |
|
David Harris
|
5d8c060e4f
|
Fixed testcount to not make spurious warnings about src
|
2024-06-05 13:41:20 -07:00 |
|
Rose Thompson
|
72c1374d9c
|
Minor code cleanup.
|
2024-06-04 15:11:57 -05:00 |
|
Rose Thompson
|
f0ed780745
|
progress.
|
2024-06-04 15:11:03 -05:00 |
|
Rose Thompson
|
07d66c246c
|
Update.
|
2024-06-04 11:59:17 -05:00 |
|
Rose Thompson
|
08ff88f428
|
On the way towards complete reconstruction of the RVVI trace.
|
2024-06-04 11:47:46 -05:00 |
|
Rose Thompson
|
fc62f80407
|
Closer to fully working hardware tracer.
|
2024-06-04 11:31:05 -05:00 |
|
Rose Thompson
|
80f98b3223
|
now have a working ethernet daemon to collect frames and partially decode into RVVI.
|
2024-06-04 10:20:51 -05:00 |
|
Rose Thompson
|
dc904cdbbb
|
The ethernet frame is mostly formatted correctly. Just need to reverse the byte order in the Ethernet length/type field.
|
2024-06-03 18:10:25 -05:00 |
|
Rose Thompson
|
0ca10e7ee2
|
Last of the branch predictor signal name updates.
|
2024-06-02 17:01:51 -05:00 |
|
Rose Thompson
|
04744032d8
|
Updated more signal names to match book.
|
2024-06-02 16:59:11 -05:00 |
|
David Harris
|
f73ebc1b45
|
Merge pull request #820 from ross144/main
Updated spill logic to match textbook.
|
2024-06-02 23:58:41 +02:00 |
|
Rose Thompson
|
b45b7ff7d6
|
Signal name changes to match book.
|
2024-06-02 16:32:25 -05:00 |
|
Rose Thompson
|
731e1fe08f
|
Updated spill logic to reflect changes in textbook.
|
2024-06-02 15:48:42 -05:00 |
|
Jordan Carlin
|
c560a0ae8f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-06-01 23:22:30 -07:00 |
|
David Harris
|
b9d177edc4
|
Merge pull request #819 from ross144/main
wsim now supports directories
|
2024-06-01 18:57:17 +02:00 |
|
Rose Thompson
|
3da62558ec
|
Updated readme.
|
2024-06-01 11:12:30 -05:00 |
|
Rose Thompson
|
2382677f8f
|
Got the directory mode wsim working!
|
2024-06-01 10:56:37 -05:00 |
|
Rose Thompson
|
224b8469ab
|
Updated readme to reflect changes to wsim.
|
2024-06-01 09:58:10 -05:00 |
|
Rose Thompson
|
a78093274c
|
Simplified wsim so it automatically figures out if the second parameter is a testsuite or an elf file.
|
2024-06-01 09:56:50 -05:00 |
|
Rose Thompson
|
2a6c5a158f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-06-01 09:50:18 -05:00 |
|
Rose Thompson
|
a830bd57f0
|
Have to reverse the byte order for ethernet frame length.
|
2024-05-31 17:46:43 -05:00 |
|
Rose Thompson
|
e05ebc30b8
|
Almost worked out the bugs in packetizer.
|
2024-05-31 16:48:41 -05:00 |
|
Rose Thompson
|
9ed78b5f08
|
Merge pull request #818 from JacobPease/main
Added true bootloader to fpga/zsbl directory.
|
2024-05-31 15:34:08 -05:00 |
|
Jacob Pease
|
7a417d7a6c
|
Added true bootloader to fpga/zsbl directory.
|
2024-05-31 15:28:25 -05:00 |
|
Rose Thompson
|
0dccc6051d
|
draft of receiving code to unpack the ethernet frames into rvvi.
|
2024-05-31 13:55:25 -05:00 |
|
Rose Thompson
|
1df3e5239a
|
This is great. The FPGA is able to send ethernet frames consisting of the RVVI data to the host computer.
wireshark is able to capture the frames and they match the expected data!
|
2024-05-30 17:57:28 -05:00 |
|
Rose Thompson
|
6a4c8667df
|
Added new signals to ILA to debug the RVVI tracer.
The tracer appears to be stuck and the CPU is never getting out of (into reset).
|
2024-05-30 16:43:25 -05:00 |
|
Rose Thompson
|
ca90c6ba48
|
Added the ethernet files. These are part of another repo.
We should remove before mainlining this.
|
2024-05-30 16:33:49 -05:00 |
|
Rose Thompson
|
38ddbf860e
|
Fixed bug with mmcm not generating the 4th clock.
|
2024-05-30 16:19:28 -05:00 |
|
Rose Thompson
|
24ba51370a
|
Merge pull request #817 from JacobPease/main
The vcu108 works again. Added renumber.py script that renumbers probes in an xdc file.
|
2024-05-30 16:16:05 -05:00 |
|
Jacob Pease
|
3f7659c8ad
|
Removed old fpgaTop.v file.
|
2024-05-30 16:15:19 -05:00 |
|
Jacob Pease
|
6bf43ebe61
|
Merge branch 'main' of github.com:openhwgroup/cvw
|
2024-05-30 15:48:31 -05:00 |
|