Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-24 13:34:28 +00:00
Code Issues Packages Projects Releases Wiki Activity
2,540 Commits 4 Branches 2 Tags 52 MiB
728e46a794
Commit Graph

2540 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
David Harris
95407a6ea7 Replaced && and || with & and | in non-fp files per new style guidelines 2022-01-02 21:47:21 +00:00
David Harris
77c00e996b Started adding asynchronous TIMECLK for CLINT 2022-01-02 21:18:16 +00:00
Katherine Parry
cf7aa4e8ae some errors in FP ArchTests fixed 2022-01-01 23:50:23 +00:00
David Harris
25dd532b6a Removed .* from MMU. 2021-12-31 07:19:51 +00:00
David Harris
272e884581 Removed .* from CSRs 2021-12-31 07:11:03 +00:00
David Harris
ae3767bd54 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-31 06:40:25 +00:00
David Harris
62e6aed7e5 Simplified performance counters 2021-12-31 06:40:21 +00:00
Ross Thompson
2096d45c23 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 18:10:36 -06:00
Ross Thompson
7055bfa4a7 Added mux to select between uncache instruction requests and cached instructions requests. 
Cacheless design almost works with the exception of compressed instructions.
 2021-12-30 18:09:37 -06:00
Ross Thompson
9432d9b72b Fixed wave.do. 2021-12-30 17:57:07 -06:00
Ross Thompson
89dc598a83 Patched up the linux-wave.do file. 2021-12-30 17:53:43 -06:00
David Harris
19a47bd276 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 23:40:02 +00:00
David Harris
4066ea6463 Fixes to counters; buildroot still broken 2021-12-30 23:39:59 +00:00
Ross Thompson
2a2db23803 Working without dcache. 2021-12-30 16:01:31 -06:00
Ross Thompson
6942f20180 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 15:52:15 -06:00
Ross Thompson
89303579ee Progress on non dcache mode working. 2021-12-30 15:51:07 -06:00
David Harris
adbcf835f8 Moved SDC folder into uncore 2021-12-30 21:38:24 +00:00
Ross Thompson
54d71006b1 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 15:26:41 -06:00
Ross Thompson
fd77022f73 No dcache now supported. Does not pass regression tests however. 2021-12-30 15:26:32 -06:00
David Harris
ffc2a2097a Removed unnecessary generate inside hptw 2021-12-30 21:21:00 +00:00
David Harris
25c634da8b Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 21:15:00 +00:00
David Harris
700c3f8ca6 Removed carry-save multiplier option from muldiv 2021-12-30 21:14:57 +00:00
Ross Thompson
bd531d1996 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 14:56:24 -06:00
Ross Thompson
59a38e3efd Separated the icache from the bus fetching logic. I was able to share the same fsm between the lsu and ifu. 2021-12-30 14:56:17 -06:00
David Harris
451f37729f Added names to generate blocks 2021-12-30 20:55:48 +00:00
Ross Thompson
9ea308b2d7 icache separated from bus fetch fsm. Does not work yet. 2021-12-30 14:23:05 -06:00
Kip Macsai-Goren
63b1bddc31 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 17:32:03 +00:00
David Harris
91b8d7d2eb erge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 17:22:22 +00:00
David Harris
e084c8868f Added wally-riscv-arch-test MMU tests and removed imperas MMU tests from regresssion 2021-12-30 17:22:18 +00:00
Ross Thompson
f3fe91eba1 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 11:01:22 -06:00
Ross Thompson
3803b9cd2d Changed names of Icache signals. 2021-12-30 11:01:11 -06:00
David Harris
c1969ca142 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 16:49:36 +00:00
David Harris
da402f93cc Fixed page table entreis so WALLY-MMU-SV32, SV39, SV48 now run 2021-12-30 16:46:19 +00:00
Ross Thompson
26ad3fc11f Icache now works with any sized cache line a power of 2, greater than or equal to 32. 2021-12-30 10:37:57 -06:00
Ross Thompson
8d5c86e908 More name cleanup in caches. 2021-12-30 09:18:16 -06:00
Ross Thompson
e506957790 Updated lsu so it is possible to condictionally implement dcache or passthrough to ebu. 2021-12-29 22:24:37 -06:00
Ross Thompson
e640f3f4fb Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 21:39:57 -06:00
Ross Thompson
903547f25f Removed WAdr from cacheway as it is redundant. 2021-12-29 21:39:43 -06:00
Ross Thompson
525c7120b4 Rename of dcache interface signals. 2021-12-29 21:26:15 -06:00
David Harris
c6f4a15bfb Fixed generate statement name in csrm for buildroot regression 2021-12-30 03:01:21 +00:00
David Harris
75b8e1f68e Fixed lint for RV32IC by handling PMP_ENTRIES = 0 in csrm, but may have broken buildroot. 2021-12-30 02:38:42 +00:00
David Harris
cca775e8a3 erge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 02:25:48 +00:00
David Harris
26d6f8d51a RV32ic tests running for simple machine with no privileged unit 2021-12-30 02:25:46 +00:00
Ross Thompson
00f90d8b25 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 20:18:06 -06:00
Ross Thompson
9e1f76baa0 Fixed lint issues with SDC. 2021-12-29 20:18:00 -06:00
David Harris
75c0c8ebea Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 00:53:44 +00:00
David Harris
866a5efc43 rv32i regression and linting 2021-12-30 00:53:39 +00:00
Katherine Parry
1d4ff095cf all FCVT imperas tests pass 2021-12-30 00:19:40 +00:00
Ross Thompson
31d87d459e Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 17:56:58 -06:00
Ross Thompson
fd1c4b7313 Added default to busfsm. 2021-12-29 17:53:24 -06:00