Ross Thompson
|
8f09e17dc7
|
Found and fixed the source of the new testbench slow down. I accidentally increased the size of the signature buffer by 10x.
|
2023-06-14 14:11:25 -05:00 |
|
Ross Thompson
|
6330e8084c
|
more testbench improvements.
|
2023-06-14 12:23:26 -05:00 |
|
Ross Thompson
|
6e42b9f865
|
Continued improvements to testbench.
|
2023-06-14 12:11:55 -05:00 |
|
Ross Thompson
|
10c6c08136
|
Resolved the duplicated check signature issue.
|
2023-06-14 11:50:12 -05:00 |
|
Ross Thompson
|
3a78d4ca73
|
Fixed another issue with the timing of memory resets in the new testbench.
|
2023-06-13 16:24:38 -05:00 |
|
Ross Thompson
|
af8ca85a5b
|
Now have most of the regression tests running again.
|
2023-06-13 15:09:40 -05:00 |
|
Ross Thompson
|
836bc4a4f7
|
Cleaned up testbench more.
|
2023-06-13 14:05:17 -05:00 |
|
Ross Thompson
|
4bdecf8c6d
|
Compacted memory resets.
|
2023-06-13 13:57:58 -05:00 |
|
Ross Thompson
|
91a22c3a8a
|
More cleanup.
|
2023-06-13 13:54:07 -05:00 |
|
Ross Thompson
|
9869b26556
|
Fixed the multliple reads of the same preload memory file.
|
2023-06-13 13:52:02 -05:00 |
|
Ross Thompson
|
df62f3964c
|
The testbench now at least runs the arch64i in rv64gc config. Still has several issues
1. need to remove all dead code
2. seems to still be double reading memory files sometimes.
3. batch mode does not work.
|
2023-06-13 13:18:46 -05:00 |
|
Ross Thompson
|
fe72264de3
|
The new testbench is almost working except the shadow copy is not working.
|
2023-06-12 15:08:23 -05:00 |
|
Ross Thompson
|
9eeac21113
|
Progress towards new testbench.
|
2023-06-12 14:06:17 -05:00 |
|
Ross Thompson
|
ee4352975c
|
This parameterizes the testbench but does not use the verilator updates or the new testbench.
|
2023-06-12 11:00:30 -05:00 |
|
Ross Thompson
|
39c8f11191
|
Fixed the garbled output in embench transcript.
|
2023-06-08 10:43:46 -05:00 |
|
Ross Thompson
|
918464c236
|
Found the coremark performance issue. The testbench was continuously forcing the BTB to all zeros. Once fixed it resolved the performance problem.
|
2023-06-05 15:42:05 -05:00 |
|
Ross Thompson
|
04d0fd94f0
|
Merge branch 'param-lim-merge'
|
2023-05-26 16:25:35 -05:00 |
|
Ross Thompson
|
88cc473c68
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-05-24 13:00:50 -05:00 |
|
Ross Thompson
|
930fb67308
|
Trying to figure out why the parameterization slowed down modelsim so much.
|
2023-05-24 12:44:42 -05:00 |
|
Ross Thompson
|
2ddb8c7c78
|
Merge pull request #297 from davidharrishmc/dev
Verilator testbench changes
|
2023-05-22 13:29:54 -04:00 |
|
David Harris
|
163b05f1ce
|
Removed force from branch predictor initialization
|
2023-05-22 09:57:41 -07:00 |
|
David Harris
|
84dac82def
|
Initial testbench cleanup for Verilator
|
2023-05-22 09:51:46 -07:00 |
|
Ross Thompson
|
664231c0da
|
Merge branch 'localhistory'
Repair to wave file.
Created implementations of local history. Part of my Ph.D. research.
|
2023-05-22 10:13:31 -05:00 |
|
David Harris
|
7b0d1a7883
|
Factored FMA tests out of the main 32/64 f/d tests to run in parallel and speed up sim
|
2023-05-16 11:37:01 -07:00 |
|
Ross Thompson
|
3a98fb8680
|
Baseline localhistory with speculative repair built.
|
2023-05-05 15:23:45 -05:00 |
|
Ross Thompson
|
8b0791b6b5
|
I think ahead pipelining is working for local history.
|
2023-05-03 12:52:32 -05:00 |
|
Limnanthes Serafini
|
ff72cbc1b2
|
Finished up testbench reformatting
|
2023-04-13 19:18:26 -07:00 |
|
Limnanthes Serafini
|
b9c97c6a8c
|
Further indents
|
2023-04-13 19:07:43 -07:00 |
|
Limnanthes Serafini
|
44356559bc
|
testbench code visual improvements
|
2023-04-13 19:06:09 -07:00 |
|
Limnanthes Serafini
|
2e809a4e69
|
A couple indents->spaces
|
2023-04-13 17:00:41 -07:00 |
|
Limnanthes Serafini
|
7d274eae74
|
Fix of InvalDelayed warning
|
2023-04-13 16:53:36 -07:00 |
|
Limnanthes Serafini
|
a6545a0f47
|
Logger significantly improved.
|
2023-04-11 19:29:51 -07:00 |
|
Ross Thompson
|
7cdd12a40a
|
Merge pull request #206 from AlecVercruysse/coverage2
i$ coverage improvements
|
2023-04-05 17:29:35 -05:00 |
|
Alec Vercruysse
|
8b6b96012d
|
add ram1p1rwe for read-only cache ways (remove byte-enable)
- increases coverage
|
2023-04-05 11:48:18 -07:00 |
|
Limnanthes Serafini
|
9cbc2a8e4c
|
Merge remote-tracking branch 'upstream/main' into cachesim
|
2023-04-05 09:53:05 -07:00 |
|
Limnanthes Serafini
|
49226a1eb2
|
Commenting, attribution for sim, minor log changes
|
2023-04-05 02:43:02 -07:00 |
|
Limnanthes Serafini
|
53cff56a97
|
Changed logging enables, debug mode in sim.
|
2023-04-04 23:49:35 -07:00 |
|
Limnanthes Serafini
|
6f7620e7c1
|
CacheSim edits, tests. I/D$ logging, Lim's version
|
2023-04-04 21:12:35 -07:00 |
|
Ross Thompson
|
02909b3c57
|
Fixed the d cache logger.
|
2023-04-04 14:19:19 -05:00 |
|
Ross Thompson
|
87e88a798f
|
Improved d/i cache logger.
|
2023-04-04 13:38:32 -05:00 |
|
David Harris
|
115c042015
|
Turned off hpm counters
|
2023-03-28 21:28:56 -07:00 |
|
Ross Thompson
|
84860a062d
|
Modified the testbench to not use the loggers for unsupported configurations.
|
2023-03-28 16:27:54 -05:00 |
|
Ross Thompson
|
c65c9e52d4
|
Disable loggers by default.
|
2023-03-28 16:20:45 -05:00 |
|
Ross Thompson
|
650a1a8d7e
|
Now reports if there is a hit or miss.
|
2023-03-28 16:20:14 -05:00 |
|
Ross Thompson
|
ef26600689
|
Restored performance counter reports.
|
2023-03-28 16:15:05 -05:00 |
|
Ross Thompson
|
a5601ea264
|
Now have logging of i/d cache addresses, but the performance counter reports are x's.
|
2023-03-28 16:09:54 -05:00 |
|
Ross Thompson
|
514738ad96
|
Now reports i cache and d cache memory accesses.
|
2023-03-27 23:44:50 -05:00 |
|
Ross Thompson
|
059c73a4d2
|
First stab at the i cache logger.
|
2023-03-27 18:36:51 -05:00 |
|
Ross Thompson
|
0afba56927
|
Updated GPIO signal names to reflect book.
|
2023-03-24 18:55:43 -05:00 |
|
David Harris
|
ba4e0d2721
|
Merged bit manip
|
2023-03-23 06:55:29 -07:00 |
|