Ross Thompson
|
51adf6cba9
|
Modified the lsu/ifu memory configurations.
|
2022-08-24 12:35:15 -05:00 |
|
Ross Thompson
|
e4cbb43c67
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-23 18:52:15 -05:00 |
|
Ross Thompson
|
642dc170d7
|
Found small bug in busfsm which was issuing 1 extra memory read after each cache line fetch. Does not appear to have translated to an extra read out of ahblite.
|
2022-08-23 18:51:11 -05:00 |
|
David Harris
|
c61dba6192
|
Fixed LSU typos
|
2022-08-23 10:23:08 -07:00 |
|
Ross Thompson
|
aa5cbab0d8
|
Replaced LSU data replication with 0 extention.
|
2022-08-23 10:43:47 -05:00 |
|
Ross Thompson
|
3b07584403
|
Updated the names of the *WriteDataM inside the LSU to more meaningful names.
Moved the FWriteDataMux so that the bus and dtim both get fpu stores.
Modified the PMA to disallow double sized reads when XLEN=32.
|
2022-08-23 10:34:39 -05:00 |
|
David Harris
|
e714b75888
|
LSU minor edits
|
2022-08-23 07:35:47 -07:00 |
|
David Harris
|
3c91df95d9
|
Named HTRANS states in busfsm
|
2022-08-22 13:56:46 -07:00 |
|
David Harris
|
0e489443f2
|
Finished FPU-LSU interface cleanup
|
2022-08-22 13:43:04 -07:00 |
|
David Harris
|
8444eca57c
|
Simplified FPU-LSU interface to skip IEU
|
2022-08-22 13:29:20 -07:00 |
|
Ross Thompson
|
ebe4339953
|
Updated fpga test bench.
Solved read delay cache bug. Introduced during cache optimizations.
|
2022-08-21 15:59:54 -05:00 |
|
Ross Thompson
|
2ba390adf4
|
Possible reduction of ignorerequest.
|
2022-08-19 18:07:44 -05:00 |
|
Ross Thompson
|
517c0f6c35
|
Changed signal names.
|
2022-08-17 16:12:04 -05:00 |
|
Ross Thompson
|
f6e5746e59
|
Better name for LSUBusWriteCrit. Changed to SelLSUBusWord.
|
2022-08-17 16:09:20 -05:00 |
|
Ross Thompson
|
299aefb76a
|
Removed old code from interlockfsm.
|
2022-08-17 12:52:56 -05:00 |
|
Ross Thompson
|
57fcf0ef79
|
Fixed fstore2 in cache?
|
2022-08-01 22:04:44 -05:00 |
|
Ross Thompson
|
797d9e3610
|
Replaced swbytemask with swbytemaskword (1 liner). Credit to David Harris.
|
2022-08-01 21:12:25 -05:00 |
|
Ross Thompson
|
3cd8404917
|
Replaced LOGWPL with LOGBWPL (Bus words per line) and LOGCWPL (cache words per line). Replaced with wordlen/8 bytemask.
|
2022-08-01 21:08:14 -05:00 |
|
Ross Thompson
|
3612db2d70
|
pulled swbbytemask out of subword write.
|
2022-08-01 20:48:45 -05:00 |
|
Ross Thompson
|
40e7cda84a
|
Don't use this commit yet. Untested.
|
2022-07-24 15:40:52 -05:00 |
|
Ross Thompson
|
719b00e338
|
Overlapped read fetch line end with eviction write line start. I'm a bit concerned this is not well tested.
|
2022-07-24 01:20:29 -05:00 |
|
Ross Thompson
|
05484c4c05
|
signal name cleanup.
|
2022-07-22 23:36:27 -05:00 |
|
Katherine Parry
|
12a54161c0
|
found the bug in the store modification
|
2022-07-12 22:42:19 +00:00 |
|
Katherine Parry
|
62205ebb3b
|
renamed FLoad2 to FStore2
|
2022-07-09 00:26:45 +00:00 |
|
Katherine Parry
|
97e7e619d9
|
moved fpu ieu write data mux to lsu
|
2022-07-08 23:56:57 +00:00 |
|
David Harris
|
72e216d053
|
APB CLINT passing regression
|
2022-07-05 15:51:35 +00:00 |
|
Katherine Parry
|
8f98f3bfab
|
added rv32 double precision stores - untested
|
2022-06-28 21:33:31 +00:00 |
|
Katherine Parry
|
03d823f5d7
|
added fld in rv32 - needs testing
|
2022-06-20 22:53:13 +00:00 |
|
slmnemo
|
a21d731834
|
Added more comments
|
2022-06-13 12:26:08 -07:00 |
|
slmnemo
|
9f4ca06f7f
|
Added comment about name of LSUBusInit/Lock signal
|
2022-06-13 10:56:02 -07:00 |
|
slmnemo
|
a79737e95b
|
Removed irrelevant comments in ahblite and made it more clear when to use certain transmission signals
|
2022-06-10 20:43:56 -07:00 |
|
slmnemo
|
d6a1ee1141
|
Added comments to signals added so the bus is easier to analyze
|
2022-06-10 20:30:04 -07:00 |
|
slmnemo
|
31852fdb19
|
Fixed failed regression state by only enabling counting when doing cached operations
|
2022-06-10 20:00:09 -07:00 |
|
slmnemo
|
0e10435fb6
|
Fixed error where CntReset would be high one cycle too long, adding a cycle of delay. Broke wally64priv by failing trap-sret-01.
|
2022-06-10 19:10:01 -07:00 |
|
slmnemo
|
5ac17eca1d
|
Passed Regression: Seems to work perfectly fine
|
2022-06-09 18:21:13 -07:00 |
|
slmnemo
|
a4c7d1d936
|
?
|
2022-06-09 17:50:47 -07:00 |
|
slmnemo
|
c4bc608268
|
Changes made on 9th Jun
|
2022-06-09 17:33:51 -07:00 |
|
slmnemo
|
8ae57f075f
|
Fixed error when doing uncached accesses where HTRANS was always 2
|
2022-06-08 18:58:07 -07:00 |
|
slmnemo
|
1605544bfc
|
Fixed error related to bus being unable to complete a line write after a memory read followed by an idle and cachewrite request.
|
2022-06-08 17:34:02 -07:00 |
|
slmnemo
|
dd33f2a009
|
Working version: Fixed error where Word count would always increment even without AHB to bus ACK
|
2022-06-08 15:29:32 -07:00 |
|
slmnemo
|
be658d3933
|
Reworked AHB fsm to support one cycle latency read and writes, renamed key signals to better reflect their use, and fixed HTRANS errors
|
2022-06-08 15:03:15 -07:00 |
|
slmnemo
|
a5aa75e5de
|
Merge branch 'main' into cacheburstmode
|
2022-06-08 02:21:33 +00:00 |
|
slmnemo
|
1d22fc707a
|
Added lock signal to ensure AHB speaks with the right bus
|
2022-06-08 02:19:21 +00:00 |
|
slmnemo
|
85801e75db
|
Fixed off-by-one error in busdp capture
|
2022-06-07 19:36:39 +00:00 |
|
slmnemo
|
90c5e5d319
|
Reworked bus to handle burst interfacing
|
2022-06-07 11:22:53 +00:00 |
|
David Harris
|
129fab3794
|
Provided sfencevmaM to hazard unit and renamed TLBFlush signals to sfencevma going into LSU/IFU. Preparing for SFENCE.VMA to flush the pipeline, but that is not yet working.
|
2022-06-02 14:18:55 +00:00 |
|
slmnemo
|
108f32e9df
|
Fixed double assignment on LSUBurstType
|
2022-06-01 01:04:49 +00:00 |
|
slmnemo
|
bddc32ed21
|
changed ahb FSM and caught potential bug in ack/wordcountthreshold when on last word
|
2022-05-26 18:41:27 -07:00 |
|
slmnemo
|
efce3e4953
|
added LSUBurstDone signal to signal when a burst has finished
|
2022-05-26 16:29:13 -07:00 |
|
slmnemo
|
ae460eccd4
|
Added signal to monitor HBURST and comments for each burst in busdp
|
2022-05-26 13:35:49 -07:00 |
|