Ross Thompson
|
473ed2b475
|
Renamed InstrFirstHalf to InstrFirstHalfF.
|
2023-03-06 17:48:57 -06:00 |
|
Ross Thompson
|
fdfb80a818
|
Renamed ebuarbfsm to ebufsmarb to match figures.
|
2023-03-06 17:47:55 -06:00 |
|
David Harris
|
7ecf4cdea8
|
Fixed bug about rv64 shifts only using 6 bits of funct7
|
2023-03-06 13:10:51 -08:00 |
|
David Harris
|
7e0c96cdcc
|
Simplified decoder default to illegal instruction
|
2023-03-06 11:21:11 -08:00 |
|
David Harris
|
c2efdbdbbb
|
More detailed decoding of load/store/branch/jump
|
2023-03-06 11:15:48 -08:00 |
|
Ross Thompson
|
be0318209e
|
Updated fpga ila script.
|
2023-03-06 13:14:48 -06:00 |
|
Ross Thompson
|
00647b4612
|
Merge pull request #128 from davidharrishmc/dev
Detecting illegal instructions with controller
|
2023-03-06 13:10:31 -06:00 |
|
David Harris
|
54f53ca843
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-03-06 11:02:48 -08:00 |
|
David Harris
|
a56557d847
|
Improved decoding illegal instructions in controller
|
2023-03-06 11:02:42 -08:00 |
|
Kevin Kim
|
c7d1e35d4a
|
structural changes in cnt.sv
|
2023-03-06 06:44:15 -08:00 |
|
Kevin Kim
|
e67b02136c
|
formatting
|
2023-03-06 06:20:25 -08:00 |
|
Kevin Kim
|
ee66b5fb4a
|
formatting
- reverted back to ALUResult signal in alu.sv
|
2023-03-06 06:19:01 -08:00 |
|
Kevin Kim
|
8f3acedec8
|
formatted files
|
2023-03-06 05:52:08 -08:00 |
|
Kevin Kim
|
fb529e1640
|
updated license header
|
2023-03-06 05:41:53 -08:00 |
|
Kevin Kim
|
e80c1248a2
|
bug fix
|
2023-03-05 15:20:48 -08:00 |
|
Kevin Kim
|
3dbdf3d579
|
extend unit structural mux
|
2023-03-05 15:09:02 -08:00 |
|
Kevin Kim
|
696cfb6949
|
zbb result select mux structural
|
2023-03-05 14:57:30 -08:00 |
|
Kevin Kim
|
2ae32f75b5
|
zbc input mux structural
|
2023-03-05 14:26:31 -08:00 |
|
Kevin Kim
|
77d8f10574
|
revA signals to cnt, zbb
|
2023-03-05 14:26:24 -08:00 |
|
Kevin Kim
|
7836bc1e37
|
ALU changes
- added PreShiftAmt signal for shadd
- condinvB now muxes from B instead of mask
|
2023-03-05 14:06:24 -08:00 |
|
Kevin Kim
|
0f2360f0d7
|
bug in bctrl
- deleted the min/minu decoding for some reason.
|
2023-03-04 23:56:33 -08:00 |
|
Kevin Kim
|
6b25c64a1f
|
BSelect from OH encoding to Binary
|
2023-03-04 23:19:31 -08:00 |
|
Kevin Kim
|
a293c350ba
|
alu pre-shift
-changed ALU pre shift logic to use a 2 bit shifter instead of mux
|
2023-03-04 23:07:06 -08:00 |
|
Kevin Kim
|
7512e55699
|
added python script
-I've been using this python script to make quick changes to the bitmanip controller
|
2023-03-04 22:54:32 -08:00 |
|
Kevin Kim
|
294e024c9b
|
Merge branch 'bit-manip' of https://github.com/kipmacsaigoren/cvw into bit-manip
|
2023-03-04 22:44:09 -08:00 |
|
Kevin Kim
|
9494cf9340
|
removed rotate signal in datapath and instead packed into the new BALUControl Signal
- BALUControl contains Rotate, Mask, PreShift signals to select from the respective generation muxes in the ALU
|
2023-03-04 22:44:03 -08:00 |
|
Ross Thompson
|
7b1b65e860
|
Working batch mode branch prediction simulations.
|
2023-03-04 17:59:16 -06:00 |
|
Kip Macsai-Goren
|
db6caedfec
|
added in the CSR name for stimecmp(h)
|
2023-03-04 15:53:03 -08:00 |
|
Kip Macsai-Goren
|
ab6b953a4b
|
removed changes to counteren from stimecmp tests
|
2023-03-04 15:46:57 -08:00 |
|
Kip Macsai-Goren
|
75f6e9eb34
|
added S time compare to gc configs
|
2023-03-04 15:46:26 -08:00 |
|
Ross Thompson
|
6766ecc28e
|
Mostly working bpred launch script.
|
2023-03-04 17:20:45 -06:00 |
|
Ross Thompson
|
e9fa234410
|
Partial automation of branch predictor embenching.
|
2023-03-04 17:10:58 -06:00 |
|
Kip Macsai-Goren
|
a38f7cc8a1
|
added reset values to stime and stimecmp registers
|
2023-03-04 15:06:15 -08:00 |
|
Kip Macsai-Goren
|
ac5c53a870
|
Added correct causing and handling of S time interrupts to test suite.
|
2023-03-04 15:04:17 -08:00 |
|
Kip Macsai-Goren
|
4cede344a1
|
Merge remote-tracking branch 'upstream/main' into bit-manip
|
2023-03-04 14:43:12 -08:00 |
|
Ross Thompson
|
93f2bacdae
|
Updated parsing script.
|
2023-03-04 13:45:15 -06:00 |
|
Kevin Kim
|
f5dca0bf4f
|
zbc result mux is now structural
|
2023-03-04 09:22:21 -08:00 |
|
Kevin Kim
|
72de867e65
|
Rotate signal now gets generated in bmu ctrl
|
2023-03-03 22:57:49 -08:00 |
|
Kevin Kim
|
b315066b03
|
license comments
|
2023-03-03 21:52:34 -08:00 |
|
Kevin Kim
|
0403cfd41a
|
removed redundant signals in controller
|
2023-03-03 21:52:25 -08:00 |
|
Kevin Kim
|
8dd39fbcfb
|
b controller generates comparison signed flag and controller branch signed logic updated accordingly
|
2023-03-03 17:12:29 -08:00 |
|
David Harris
|
3678ab556c
|
Removed unneeded diagnostic print
|
2023-03-03 16:46:16 -08:00 |
|
Ross Thompson
|
da74ed0369
|
Merge pull request #126 from davidharrishmc/dev
ImperasDV setup
|
2023-03-03 18:01:32 -06:00 |
|
David Harris
|
876c33da5f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-03-03 15:54:42 -08:00 |
|
David Harris
|
a49f45f2f3
|
Setup ImperasDV if available
|
2023-03-03 15:54:35 -08:00 |
|
Ross Thompson
|
f07f331f72
|
Removed debugging code.
|
2023-03-03 17:52:00 -06:00 |
|
Ross Thompson
|
a3a45f696f
|
Fixed a bunch of odd bugs with the test bench preventing correct measurement of performance counters.
|
2023-03-03 17:49:44 -06:00 |
|
David Harris
|
d83edbf6d6
|
Merge pull request #125 from ross144/main
Modified Performance Counter Data Collection
|
2023-03-03 13:12:35 -08:00 |
|
Ross Thompson
|
b0a9499f86
|
Oups included the wave file in the wally-batch.do script.
|
2023-03-03 15:10:07 -06:00 |
|
Ross Thompson
|
486148b45d
|
Fixed batch mode regression test to work with hpmc loggic.
Added logic to exclude the embench warmups from preformance counters.
|
2023-03-03 14:59:20 -06:00 |
|