Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

updated license header

Browse Source
This commit is contained in:
Kevin Kim 2023-03-06 05:41:53 -08:00
parent e80c1248a2
commit fb529e1640
8 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/ieu/bmu/bitreverse.sv
View File

@ -4,9 +4,9 @@
//
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
// Created: 1 February 2023
// Modified:
// Modified: 6 March 2023
//
// Purpose: Carry-Less multiplication top-level unit
// Purpose: Bit reverse submodule
//
// Documentation: RISC-V System on Chip Design Chapter ***
//

4
src/ieu/bmu/bmuctrl.sv
View File

@ -3,9 +3,9 @@
//
// Written: Kevin Kim <kekim@hmc.edu>
// Created: 16 February 2023
// Modified:
// Modified: 6 March 2023
//
// Purpose: Top level B instruction decoder
// Purpose: Top level bit manipulation instruction decoder
//
// Documentation: RISC-V System on Chip Design Chapter 4 (Section 4.1.4, Figure 4.8, Table 4.5)
//

6
src/ieu/bmu/byte.sv
View File

@ -1,11 +1,11 @@
///////////////////////////////////////////
// clmul.sv
// byte.sv
//
// Written: Kevin Kim <kekim@hmc.edu>
// Created: 1 February 2023
// Modified:
// Modified: 6 March 2023
//
// Purpose: Carry-Less multiplication top-level unit
// Purpose: RISCV bitmanip byte-wise operation unit
//
// Documentation: RISC-V System on Chip Design Chapter ***
//

4
src/ieu/bmu/clmul.sv
View File

@ -1,11 +1,11 @@
///////////////////////////////////////////
// clmul.sv (carry-less multiplier)
// clmul.sv
//
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
// Created: 1 February 2023
// Modified:
//
// Purpose: Carry-Less multiplication top-level unit
// Purpose: Carry-Less multiplication unit
//
// Documentation: RISC-V System on Chip Design Chapter ***
//

2
src/ieu/bmu/ext.sv
View File

@ -1,6 +1,6 @@
///////////////////////////////////////////
// cnt.sv
// ext.sv
//
// Written: Kevin Kim <kekim@hmc.edu>
// Created: 4 February 2023

2
src/ieu/bmu/popcnt.sv
View File

@ -1,6 +1,6 @@
///////////////////////////////////////////
//
// popccnt.sv
// Written: Kevin Kim <kekim@hmc.edu>
// Modified: 2/4/2023
//

4
src/ieu/bmu/zbb.sv
View File

@ -4,9 +4,9 @@
//
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
// Created: 2 February 2023
// Modified:
// Modified: March 6 2023
//
// Purpose: RISC-V miscellaneous bit manipulation unit (subset of ZBB instructions)
// Purpose: RISC-V ZBB top level unit
//
// Documentation: RISC-V System on Chip Design Chapter ***
//

4
src/ieu/bmu/zbc.sv
View File

@ -3,9 +3,9 @@
//
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
// Created: 2 February 2023
// Modified:
// Modified: 3 March 2023
//
// Purpose: RISC-V single bit manipulation unit (ZBC instructions)
// Purpose: RISC-V ZBC top-level unit
//
// Documentation: RISC-V System on Chip Design Chapter ***
//