forked from Github_Repos/cvw
c3c9c327b7
Added back in the ILA. Design does not work yet. Stil having issues with order of automatic clock and I/O constraint ordering. Added back in the preload for the boottim. |
||
---|---|---|
.. | ||
constraints | ||
generator | ||
sim | ||
src |