.. |
cvtshiftcalc.sv
|
Rewrote convert shift calculation with always for ease of reading
|
2022-07-17 16:40:58 +00:00 |
divshiftcalc.sv
|
divider sizes reworked to match book
|
2022-07-22 22:02:04 +00:00 |
divsqrt.sv
|
radix-2 1 copy passes testfloat
|
2022-08-06 22:54:05 +00:00 |
fclassify.sv
|
moved ctrl signal registers into fctrl, also a lot of code cleaning
|
2022-07-20 02:27:39 +00:00 |
fcmp.sv
|
moved ctrl signal registers into fctrl, also a lot of code cleaning
|
2022-07-20 02:27:39 +00:00 |
fctrl.sv
|
divider sizes reworked to match book
|
2022-07-22 22:02:04 +00:00 |
fcvt.sv
|
moved ctrl signal registers into fctrl, also a lot of code cleaning
|
2022-07-20 02:27:39 +00:00 |
fhazard.sv
|
added input enables and improved forwarding
|
2022-07-21 01:20:06 +00:00 |
flags.sv
|
radix-2 1 copy passes testfloat
|
2022-08-06 22:54:05 +00:00 |
fma.sv
|
Moved InvA to sign block; simplified fmaexpadd coding
|
2022-08-02 07:34:09 -07:00 |
fmaadd.sv
|
FMA cleanup
|
2022-08-02 07:42:32 -07:00 |
fmaalign.sv
|
Partitioned fma into separate files
|
2022-08-01 18:07:38 +00:00 |
fmaexpadd.sv
|
Moved InvA to sign block; simplified fmaexpadd coding
|
2022-08-02 07:34:09 -07:00 |
fmalza.sv
|
Parameterized fmalza
|
2022-08-01 16:18:02 -07:00 |
fmamult.sv
|
Partitioned fma into separate files
|
2022-08-01 18:07:38 +00:00 |
fmashiftcalc.sv
|
fixed fsw problem and removed 2 bit shift from shift correction
|
2022-08-03 22:16:51 +00:00 |
fmasign.sv
|
Moved InvA to sign block; simplified fmaexpadd coding
|
2022-08-02 07:34:09 -07:00 |
fpu.sv
|
fixed fsw problem and removed 2 bit shift from shift correction
|
2022-08-03 22:16:51 +00:00 |
fregfile.sv
|
paramerterized some small fma units
|
2022-06-01 23:34:29 +00:00 |
fsgninj.sv
|
moved ctrl signal registers into fctrl, also a lot of code cleaning
|
2022-07-20 02:27:39 +00:00 |
negateintres.sv
|
oprimized zeros and replaced complex ?: with always_comb
|
2022-07-19 23:44:37 +00:00 |
normshift.sv
|
srt divider merged into fpu
|
2022-07-07 16:01:33 -07:00 |
otfc.sv
|
radix-2 1 copy passes testfloat
|
2022-08-06 22:54:05 +00:00 |
postprocess.sv
|
fixed fsw problem and removed 2 bit shift from shift correction
|
2022-08-03 22:16:51 +00:00 |
qsel.sv
|
radix-2 1 copy passes testfloat
|
2022-08-06 22:54:05 +00:00 |
resultsign.sv
|
oprimized zeros and replaced complex ?: with always_comb
|
2022-07-19 23:44:37 +00:00 |
round.sv
|
moved Se into execute stage
|
2022-07-19 01:10:10 +00:00 |
roundsign.sv
|
divider sizes reworked to match book
|
2022-07-22 22:02:04 +00:00 |
shiftcorrection.sv
|
fixed fsw problem and removed 2 bit shift from shift correction
|
2022-08-03 22:16:51 +00:00 |
specialcase.sv
|
added input enables and improved forwarding
|
2022-07-21 01:20:06 +00:00 |
srt.sv
|
sqrt tests in regression uncommented and pass
|
2022-08-07 23:38:10 +00:00 |
srtfsm.sv
|
sqrt tests in regression uncommented and pass
|
2022-08-07 23:38:10 +00:00 |
srtpreproc.sv
|
divider sizes reworked to match book
|
2022-07-22 22:02:04 +00:00 |
unpack.sv
|
added input enables and improved forwarding
|
2022-07-21 01:20:06 +00:00 |
unpackinput.sv
|
added input enables and improved forwarding
|
2022-07-21 01:20:06 +00:00 |