.. |
adder.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
bk15.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
black_gray_cells.sv
|
Added missing files in FPU
|
2021-04-04 18:09:13 +00:00 |
cla12.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
cla52.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
cla64.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
convert_inputs_div.sv
|
fdivsqrt inegrated, but not completley working
|
2021-07-18 14:03:37 -04:00 |
convert_inputs.sv
|
Fixed writting MStatus FS bits
|
2021-07-13 13:20:30 -04:00 |
divconv.sv
|
update part I on sbtm change
|
2021-07-19 07:59:27 -05:00 |
exception_div.sv
|
Update fpdivsqrt item until move into uarch
|
2021-07-13 16:53:20 -04:00 |
exception.sv
|
Added missing files in FPU
|
2021-04-04 18:09:13 +00:00 |
faddcvt.sv
|
fpu unpacking unit created
|
2021-07-14 17:56:49 -04:00 |
fclassify.sv
|
Simplified interface to fclassify and fsgn
|
2021-07-22 12:30:46 -04:00 |
fcmp.sv
|
fpu unpacking unit created
|
2021-07-14 17:56:49 -04:00 |
fctrl.sv
|
Fixed writting MStatus FS bits
|
2021-07-13 13:20:30 -04:00 |
fcvt.sv
|
Partial work on Unpacking exponents to larger word size. FCVT and FMA are presently broken.
|
2021-07-22 14:18:27 -04:00 |
fdivsqrt.sv
|
fdivsqrt inegrated, but not completley working
|
2021-07-18 14:03:37 -04:00 |
fhazard.sv
|
fpu unpacking unit created
|
2021-07-14 17:56:49 -04:00 |
fma.sv
|
Partial work on Unpacking exponents to larger word size. FCVT and FMA are presently broken.
|
2021-07-22 14:18:27 -04:00 |
fpadd_denorm.sv
|
FPU update
|
2021-07-02 12:40:58 -04:00 |
fpdiv.sv
|
FDIV and FSQRT passes when simulating in modelsim
|
2021-07-18 23:00:04 -04:00 |
fpu.sv
|
Partial work on Unpacking exponents to larger word size. FCVT and FMA are presently broken.
|
2021-07-22 14:18:27 -04:00 |
fregfile.sv
|
FPU update - missing files
|
2021-07-02 12:53:05 -04:00 |
fsgn.sv
|
Simplified interface to fclassify and fsgn
|
2021-07-22 12:30:46 -04:00 |
fsm_div.v
|
fdivsqrt inegrated, but not completley working
|
2021-07-18 14:03:37 -04:00 |
fsm.sv
|
FDIV and FSQRT work
|
2021-07-21 14:08:14 -04:00 |
ldf64.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
ldf128.sv
|
fpu imperas tests run
|
2021-05-01 02:18:01 +00:00 |
lzd_denorm.sv
|
FPU update
|
2021-07-02 12:40:58 -04:00 |
mult_R4_64_64_cs.sv
|
Commented out some unused modules
|
2021-07-04 01:40:27 -04:00 |
mult_R4_64_64_cs.v
|
Update fpdivsqrt item until move into uarch
|
2021-07-13 16:53:20 -04:00 |
rounder_denorm.sv
|
Fixed writting MStatus FS bits
|
2021-07-13 13:20:30 -04:00 |
rounder_div.sv
|
fdivsqrt inegrated, but not completley working
|
2021-07-18 14:03:37 -04:00 |
sbtm_a0.sv
|
Update fpdivsqrt item until move into uarch
|
2021-07-13 16:53:20 -04:00 |
sbtm_a1.sv
|
Update fpdivsqrt item until move into uarch
|
2021-07-13 16:53:20 -04:00 |
sbtm_a2.sv
|
FDIV and FSQRT passes when simulating in modelsim
|
2021-07-18 23:00:04 -04:00 |
sbtm_a3.sv
|
Added missing files in FPU
|
2021-04-04 18:09:13 +00:00 |
sbtm_div.sv
|
update part I on sbtm change
|
2021-07-19 07:59:27 -05:00 |
sbtm_sqrt.sv
|
update part I on sbtm change
|
2021-07-19 07:59:27 -05:00 |
shifter_denorm.sv
|
Commented out some unused modules
|
2021-07-04 01:40:27 -04:00 |
unpacking.sv
|
Partial work on Unpacking exponents to larger word size. FCVT and FMA are presently broken.
|
2021-07-22 14:18:27 -04:00 |