Kip Macsai-Goren
|
f486a763d9
|
Addded fix for 32 bit periph test and added test to regression
|
2022-12-06 09:56:08 -08:00 |
|
Kip Macsai-Goren
|
2dfa426e10
|
added passing GPIO test to 64 bit tests
|
2022-12-05 21:31:00 -08:00 |
|
Kip Macsai-Goren
|
c6c0ef05db
|
commented out periph test from wally32 periph so rv32ic doesn't hang
|
2022-12-05 20:23:16 -08:00 |
|
Kip Macsai-Goren
|
ae32e2a9ee
|
added passing tests to regression
|
2022-12-05 20:16:02 -08:00 |
|
Kip Macsai-Goren
|
282d06b45f
|
added -01 to all WALLY tests
|
2022-12-05 20:16:02 -08:00 |
|
Ross Thompson
|
128b3d20e7
|
Updated riscv arch test removed misaligned1.
|
2022-12-04 00:18:10 +00:00 |
|
Ross Thompson
|
de99663b97
|
Revert "Changed weird D sizing. Better names in preproc. Finalized Int/Float input to divider."
This reverts commit 70b89e5214.
|
2022-12-04 00:01:58 +00:00 |
|
cturek
|
70b89e5214
|
Changed weird D sizing. Better names in preproc. Finalized Int/Float input to divider.
|
2022-12-02 21:44:29 +00:00 |
|
David Harris
|
9c1b7e53e4
|
FPU divider working with execute stage stall
|
2022-12-02 11:11:53 -08:00 |
|
David Harris
|
4c6003d9e2
|
update test list
|
2022-12-02 04:28:47 -08:00 |
|
David Harris
|
ed39099405
|
reorder tests
|
2022-12-01 16:27:33 -08:00 |
|
David Harris
|
f64c0589fe
|
FPU test list
|
2022-12-01 10:18:36 -08:00 |
|
Ross Thompson
|
bfd238a4fc
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-11-30 13:30:37 -06:00 |
|
Ross Thompson
|
5e5cca6ae1
|
Turns out the merge of dirty and tag bits is complicated by the need to have byte write enables rather than bit write enables. Putting on hold for now.
|
2022-11-30 11:01:25 -06:00 |
|
Ross Thompson
|
ac3e02692b
|
Preparing to merge dirty and tag srams.
|
2022-11-30 10:40:48 -06:00 |
|
Ross Thompson
|
8692ccbafb
|
Intermediate commit. Replaced flip flop dirty bit array with sram.
|
2022-11-30 00:08:31 -06:00 |
|
cturek
|
e28a6901a9
|
div tests in sim-wally
|
2022-11-30 02:32:04 +00:00 |
|
Kip Macsai-Goren
|
26b4147f40
|
added failing satp invalid tests to regression
|
2022-11-29 10:43:38 -08:00 |
|
cturek
|
3fbccbf119
|
Updated testbench/wave for fdivsqrt new start signals
|
2022-11-22 22:22:26 +00:00 |
|
cturek
|
d5c5450f8d
|
Reoredered tests for arch32m
|
2022-11-09 18:42:00 +00:00 |
|
cturek
|
333da5c945
|
Added n, p, and m signals between fdivsqrt submodules. Added w64 and mdue to divsqrt testbench.
|
2022-11-06 22:08:18 +00:00 |
|
David Harris
|
c78643f4e4
|
Reorder embench tests to prevent crash
|
2022-11-04 15:21:51 -07:00 |
|
Ross Thompson
|
ae7a71c0f4
|
Created one off test to replicate the floating point forwarding hazard bug.
|
2022-10-22 16:29:12 -05:00 |
|
Kip Macsai-Goren
|
d5cd67cf09
|
fixed endianness mstatush problem, passes make, not regression
|
2022-10-04 17:37:39 +00:00 |
|
David Harris
|
fce927810a
|
Fixed testbench-fp to support all again
|
2022-09-21 13:19:48 -07:00 |
|
David Harris
|
3b0714b059
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-09-21 10:35:11 -07:00 |
|
David Harris
|
1c8581dd6d
|
Simplified shipping in divshiftcalc; enhanced testbench-fp to be able to run all 32-bit tests generated by sqrttest
|
2022-09-21 10:35:08 -07:00 |
|
Ross Thompson
|
91fcca9d17
|
Merged together bram1p1rw with sram1p1rw as sram1p1rw.
Fixed a major issue with the real SRAM implemenation.
|
2022-09-21 12:20:00 -05:00 |
|
David Harris
|
8647de5ee4
|
make QmM size b+1 indpenedent of radix
|
2022-09-20 03:25:09 -07:00 |
|
David Harris
|
1e6bd26bb6
|
Removed EarlyTermShift from fdiv
|
2022-09-19 08:44:23 -07:00 |
|
David Harris
|
198a134304
|
FP testbench
|
2022-09-18 21:27:21 -07:00 |
|
David Harris
|
1187187a5c
|
Divide testfloat starts with half-precision tests
|
2022-09-18 06:46:47 -07:00 |
|
Kip Macsai-Goren
|
a4fc5d3476
|
Created initial endianness tests
|
2022-09-16 01:06:26 +00:00 |
|
Ross Thompson
|
40e7d2648f
|
Renamed signals in the LSU.
|
2022-09-13 11:47:39 -05:00 |
|
David Harris
|
c2f81e309b
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-09-07 11:11:39 -07:00 |
|
David Harris
|
b0cf73d19c
|
Running 16-bit square root cases first in testfloat
|
2022-09-07 11:11:35 -07:00 |
|
Ross Thompson
|
fd4b382ec6
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-09-07 12:26:50 -05:00 |
|
David Harris
|
e01b03e9b2
|
Run 16-bit fsqrt tests first
|
2022-09-07 10:26:09 -07:00 |
|
Ross Thompson
|
6581490f9c
|
Modified regression tests to add some ahb configurations.
|
2022-09-07 12:03:58 -05:00 |
|
DTowersM
|
dedfadbb14
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-08-31 00:18:04 +00:00 |
|
DTowersM
|
f9cbc9cf8e
|
fixed qrduino keyerror in embench test
|
2022-08-31 00:17:58 +00:00 |
|
David Harris
|
5956fbdd62
|
Fixed checking termination in testfloat testbench
|
2022-08-30 10:55:21 -07:00 |
|
David Harris
|
b4cb9a678a
|
renamed srt to fdivsqrt
|
2022-08-29 04:04:05 -07:00 |
|
David Harris
|
921a49921b
|
Set correct size of IROM/DTIM and allow FLEN>XLEN with DTIM
|
2022-08-26 21:05:20 -07:00 |
|
David Harris
|
6409548c8b
|
Replaced DTIM and IROM with DTIM_SUPPORTED, IROM_SUPPORTED, and base and range for each
|
2022-08-26 20:26:12 -07:00 |
|
David Harris
|
906f6f2990
|
Renamed DMEM to DTIM and added checks about compatibility of DTIM/IROM and virtmem
|
2022-08-26 20:12:03 -07:00 |
|
Ross Thompson
|
109bcd470e
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-25 16:01:02 -05:00 |
|
David Harris
|
6222e15946
|
Extended HADDR to PA_BITS
|
2022-08-25 13:11:36 -07:00 |
|
Ross Thompson
|
32f86b1b6b
|
Still not working with rv32ic.
|
2022-08-25 15:03:54 -05:00 |
|
Ross Thompson
|
4ad7ccc7f7
|
Possible fixes for earily messup of rv32ic and rv64ic configs.
|
2022-08-25 14:42:08 -05:00 |
|