Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

simpleram simplification

Browse Source
This commit is contained in:
David Harris 2022-01-25 19:46:13 +00:00
parent 9da1ed4ed9
commit 8d04e83c9f
2 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
pipelined/src/ifu/ifu.sv
View File

@ -233,6 +233,8 @@ module ifu (
if (`MEM_IROM) begin : irom if (`MEM_IROM) begin : irom
logic [`XLEN-1:0] FinalInstrRawF_FIXME; logic [`XLEN-1:0] FinalInstrRawF_FIXME;
// *** adjust interface so write address doesn't need delaying
// *** modify to be a ROM rather than RAM
simpleram #( simpleram #(
.BASE(`RAM_BASE), .RANGE(`RAM_RANGE)) ram ( .BASE(`RAM_BASE), .RANGE(`RAM_RANGE)) ram (
.clk, .clk,

1
pipelined/src/lsu/lsu.sv
View File

@ -245,6 +245,7 @@ module lsu (
logic SelUncachedAdr; logic SelUncachedAdr;
if (`MEM_DTIM) begin : dtim if (`MEM_DTIM) begin : dtim
// *** adjust interface so write address doesn't need delaying; switch to standard RAM?
simpleram #(.BASE(`RAM_BASE), .RANGE(`RAM_RANGE)) ram ( simpleram #(.BASE(`RAM_BASE), .RANGE(`RAM_RANGE)) ram (
.clk, .clk,
.a(CPUBusy ? IEUAdrM[31:0] : IEUAdrE[31:0]), .a(CPUBusy ? IEUAdrM[31:0] : IEUAdrE[31:0]),